Change in coreboot[master]: soc/intel/common/block: Add definition for NAF_VWE bit for PAD_CFG0 reg

[Tim Wawrzynczak (Code Review)]

Attention is currently required from: Furquan Shaikh, Maulik V Vaghela.
Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/52782 )

Change subject: soc/intel/common/block: Add definition for NAF_VWE bit for PAD_CFG0 reg
......................................................................

Patch Set 3: Code-Review+1

(2 comments)

File src/soc/intel/common/block/include/intelblocks/gpio_defs.h:

https://review.coreboot.org/c/coreboot/+/52782/comment/77274fe8_f838f8e7 
PS3, Line 38: PAD_CFG0_NAFVWE_ENABLE
Is this applicable to more than just ADL?

https://review.coreboot.org/c/coreboot/+/52782/comment/7584e350_7914f620 
PS3, Line 224: PAD_IOSSTATE(TxLASTRxE)
Is this always required when selecting
`PAD_CFG0_NAFVWE_ENABLE`