Change in coreboot[master]: mb/intel/adlrvp_p: Enable TCSS USB ports device path - coreboot-gerrit

6 Sep 2021


      Attention is currently required from: Maulik V Vaghela, Meera Ravindranath, Sridhar Siricilla, Bernardo Perez Priego, Tim Wawrzynczak, Deepti Deshatty.
Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/57274 )
Change subject: mb/intel/adlrvp_p: Enable TCSS USB ports device path
......................................................................
Patch Set 2:
(1 comment)
Commit Message:
https://review.coreboot.org/c/coreboot/+/57274/comment/c9d4d297_2fcb3b69 
PS2, Line 8: 
So there are exactly four ports?
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/57274
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Iadc0df2e6e29a5afbcbb7db1ae0be6546dbcdc1a
Gerrit-Change-Number: 57274
Gerrit-PatchSet: 2
Gerrit-Owner: Meera Ravindranath meera.ravindranath@intel.com
Gerrit-Reviewer: Bernardo Perez Priego bernardo.perez.priego@intel.com
Gerrit-Reviewer: Deepti Deshatty deepti.deshatty@intel.com
Gerrit-Reviewer: Maulik V Vaghela maulik.v.vaghela@intel.com
Gerrit-Reviewer: Sridhar Siricilla sridhar.siricilla@intel.com
Gerrit-Reviewer: Tim Wawrzynczak twawrzynczak@google.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Paul Menzel paulepanter@mailbox.org
Gerrit-Attention: Maulik V Vaghela maulik.v.vaghela@intel.com
Gerrit-Attention: Meera Ravindranath meera.ravindranath@intel.com
Gerrit-Attention: Sridhar Siricilla sridhar.siricilla@intel.com
Gerrit-Attention: Bernardo Perez Priego bernardo.perez.priego@intel.com
Gerrit-Attention: Tim Wawrzynczak twawrzynczak@google.com
Gerrit-Attention: Deepti Deshatty deepti.deshatty@intel.com
Gerrit-Comment-Date: Mon, 06 Sep 2021 21:31:39 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment