Change in coreboot[master]: mb/google/brya/var/felwinter: Add WiFi SAR table for felwinter

[Felix Held (Code Review)]

Felix Held has submitted this change. ( https://review.coreboot.org/c/coreboot/+/59718 )

Change subject: mb/google/brya/var/felwinter: Add WiFi SAR table for felwinter
......................................................................

mb/google/brya/var/felwinter: Add WiFi SAR table for felwinter

Add WiFi SAR table for felwinter.

BUG=b:206901900
TEST=emerge-brya chromeos-config chromeos-config-bsp-private
coreboot-private-files-baseboard-brya coreboot chromeos-bootimage
and checked SAR table can load by WiFi driver.

Signed-off-by: Ian Feng 
Change-Id: I0de710f4447302ee545a67cbd79373bdd2077637
Reviewed-on: https://review.coreboot.org/c/coreboot/+/59718
Tested-by: build bot (Jenkins) 
Reviewed-by: Tim Wawrzynczak 
Reviewed-by: EricR Lai 
---
M src/mainboard/google/brya/Kconfig.name
M src/mainboard/google/brya/variants/felwinter/variant.c
2 files changed, 7 insertions(+), 0 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  EricR Lai: Looks good to me, approved
  Tim Wawrzynczak: Looks good to me, approved

diff --git a/src/mainboard/google/brya/Kconfig.name b/src/mainboard/google/brya/Kconfig.name
index cd00815..ead3348 100644
--- a/src/mainboard/google/brya/Kconfig.name
+++ b/src/mainboard/google/brya/Kconfig.name
@@ -108,6 +108,7 @@
    bool "->  Felwinter"
    select BOARD_GOOGLE_BASEBOARD_BRYA
    select DRIVERS_GENERIC_GPIO_KEYS
+	select CHROMEOS_WIFI_SAR if CHROMEOS

config BOARD_GOOGLE_ANAHERA
    bool "->  Anahera"
diff --git a/src/mainboard/google/brya/variants/felwinter/variant.c b/src/mainboard/google/brya/variants/felwinter/variant.c
index ee39ef0..8b270de 100644
--- a/src/mainboard/google/brya/variants/felwinter/variant.c
+++ b/src/mainboard/google/brya/variants/felwinter/variant.c
@@ -3,6 +3,12 @@
 #include <chip.h>
 #include <fw_config.h>
 #include <baseboard/variants.h>
+#include <sar.h>
+
+const char *get_wifi_sar_cbfs_filename(void)
+{
+	return "wifi_sar_0.hex";
+}

void variant_update_soc_chip_config(struct soc_intel_alderlake_config *config)
 {