[M] Change in coreboot[master]: mb/intel/mtlrvp: Add romstage and configure LP5 memory parts

Show replies by date

670
days inactive
670
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Harsha B R (Code Review)