Change in coreboot[master]: mb/google/zork: modify ELAN TS i2c INT to LEVEL active

[Kevin Chiu (Code Review)]

Kevin Chiu has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/50416 )

Change subject: mb/google/zork: modify ELAN TS i2c INT to LEVEL active
......................................................................

mb/google/zork: modify ELAN TS i2c INT to LEVEL active

EDGE INT from TS might be invalid to HOST

BUG=b:179594439
BRANCH=master
TEST=1. emerge-zork coreboot chromeos-bootimage
     2. power on, suspend DUT to check TS is functional

Signed-off-by: Kevin Chiu 
Change-Id: Ibbbc73b37932ba1359ffe6f572a15564bb341025
---
M src/mainboard/google/zork/variants/dirinboz/overridetree.cb
1 file changed, 1 insertion(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/16/50416/1

diff --git a/src/mainboard/google/zork/variants/dirinboz/overridetree.cb b/src/mainboard/google/zork/variants/dirinboz/overridetree.cb
index fc9c5fd..c7514e0 100644
--- a/src/mainboard/google/zork/variants/dirinboz/overridetree.cb
+++ b/src/mainboard/google/zork/variants/dirinboz/overridetree.cb
@@ -99,7 +99,7 @@
    		register "hid" = ""ELAN0001""
    		register "desc" = ""ELAN Touchscreen""
    		register "probed" = "1"
-			register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_LOW(GPIO_12)"
+			register "irq_gpio" = "ACPI_GPIO_IRQ_LEVEL_LOW(GPIO_12)"
    		register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPIO_32)"
    		register "enable_delay_ms" = "1"
    		register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPIO_140)"