Change in coreboot[master]: mb/adlrvp: Fix DDR5 Boot issue

[build bot (Jenkins) (Code Review)]

Attention is currently required from: Bora Guvendik, Furquan Shaikh, Selma Bensaid, Maulik V Vaghela, Subrata Banik.
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/50996 )

Change subject: mb/adlrvp: Fix DDR5 Boot issue
......................................................................

Patch Set 12:

(2 comments)

File src/mainboard/intel/adlrvp/romstage_fsp_params.c:

Robot Comment from checkpatch (run ID jenkins-coreboot-checkpatch-123122):
https://review.coreboot.org/c/coreboot/+/50996/comment/1c068ab8_8a1ba495 
PS12, Line 62: 		 is updated with DDR5 suuport 
'suuport' may be misspelled - perhaps 'support'?

Robot Comment from checkpatch (run ID jenkins-coreboot-checkpatch-123122):
https://review.coreboot.org/c/coreboot/+/50996/comment/2d0f254a_5a969dc6 
PS12, Line 62: 		 is updated with DDR5 suuport 
trailing whitespace