Attention is currently required from: Paul Menzel.
Patrick Rudolph has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/78609?usp=email )
Change subject: cpu/intel/model_206ax: Program Ivy Bridge defaults for MSR_PKGC_IRTL
......................................................................
Patch Set 6:
(1 comment)
Commit Message:
https://review.coreboot.org/c/coreboot/+/78609/comment/20fdf64d_69fc99cb :
PS6, Line 12: Test: Lenovo X220 still boots.
Can it somehow be checked, if the correct latencies were programmed, and if they make a difference?
It should stay in deeper C-states longer as before, but it's hard to tell if it really does as there are so many things having an influence on the actual time spend in a C-state.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/78609?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: Ib307e3b191ba68e016cc348f82e2dccf1dc9ae16
Gerrit-Change-Number: 78609
Gerrit-PatchSet: 6
Gerrit-Owner: Patrick Rudolph
patrick.rudolph@9elements.com
Gerrit-Reviewer: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Paul Menzel
paulepanter@mailbox.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Paul Menzel
paulepanter@mailbox.org
Gerrit-Comment-Date: Mon, 20 Nov 2023 16:04:29 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Paul Menzel
paulepanter@mailbox.org
Gerrit-MessageType: comment