Change in coreboot[master]: soc/intel/alderlake, mb/google/brya: Update Type-C USB2 port config

[Sridhar Siricilla (Code Review)]

Attention is currently required from: Maulik V Vaghela, Tim Wawrzynczak, Ravindra, Mark Hsieh, Patrick Rudolph.
Sridhar Siricilla has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/61586 )

Change subject: soc/intel/alderlake, mb/google/brya: Update Type-C USB2 port config
......................................................................

Patch Set 6:

(1 comment)

File src/soc/intel/alderlake/include/soc/usb.h:

https://review.coreboot.org/c/coreboot/+/61586/comment/d771973d_f6ff4a21 
PS6, Line 98: #define USB2_PORT_MAX_TYPE_C(pin) { \
            : 	.enable        = 1, \
            : 	.ocpin         = (pin), \
            : 	.tx_bias       = USB2_BIAS_56P3MV, \
            : 	.tx_emp_enable = USB2_PRE_EMP_ON, \
            : 	.pre_emp_bias  = USB2_BIAS_56P3MV, \
            : 	.pre_emp_bit   = USB2_HALF_BIT_PRE_EMP, \
            : 	.type_c        = 1, \
            : }
            :
> I guess we could split this into two macros, […]

Since there are consumers (across Brya family boards) of USB2_PORT_MAX, so I removed the macro intentionally. I think this is ok.