[S] Change in coreboot[master]: mb/intel/adlrvp: Fix RTD3 timing for PCIe slot1

Show replies by date

665
days inactive
665
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Cliff Huang (Code Review)