Change in coreboot[master]: mb/google/volteer/variant/lindar: Rollback CPU slow slew rate setting

[Kevin Chang (Code Review)]

Kevin Chang has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/52620 )

Change subject: mb/google/volteer/variant/lindar: Rollback CPU slow slew rate setting
......................................................................

mb/google/volteer/variant/lindar: Rollback CPU slow slew rate setting

Rollback CPU slow slew rate setting to Intel default "SLEW_FAST_2"

BUG=b:186140230
TEST=Build FW and boot to OS checking with CPU log.

Signed-off-by: Kevin Chang 
Change-Id: I7de252b26c75f8dad218f3eb79a0988e60964f4c
---
M src/mainboard/google/volteer/variants/lindar/overridetree.cb
1 file changed, 6 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/20/52620/1

diff --git a/src/mainboard/google/volteer/variants/lindar/overridetree.cb b/src/mainboard/google/volteer/variants/lindar/overridetree.cb
index 139cd99..def8ab0 100644
--- a/src/mainboard/google/volteer/variants/lindar/overridetree.cb
+++ b/src/mainboard/google/volteer/variants/lindar/overridetree.cb
@@ -57,6 +57,12 @@
    	[PchSerialIoIndexI2C4]  = PchSerialIoDisabled,
    	[PchSerialIoIndexI2C5]  = PchSerialIoPci,
    }"
+
+	# Acoustic settings
+	register "AcousticNoiseMitigation" = "1"
+	register "SlowSlewRate" = "SLEW_FAST_2"
+	register "FastPkgCRampDisable" = "1"
+
    device domain 0 on
    	# Baseboard has these on, so they must be disabled here.
    	device ref tbt_pcie_rp0 off end