[coreboot-gerrit] [S] Change in coreboot[master]: soc/intel/denverton_ns: Implement PCIe post config + lock