newer
[M] Change in coreboot[master]:...

[S] Change in coreboot[master]: soc/intel/denverton_ns: Implement PCIe post config + lock

Show replies by date

834
Age (days ago)
834
Last active (days ago)

List overview

Download

0 comments
1 participants

Add to favorites Remove from favorites

tags

participants (1)

  • Martin L Roth (Code Review)