[coreboot-gerrit] Change in coreboot[master]: arch/riscv: Add soc interface to get mtime frequency

[Xiang Wang (Code Review)]

Xiang Wang has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/37549 )

Change subject: arch/riscv: Add soc interface to get mtime frequency
......................................................................

Patch Set 1:

Please refer to https://github.com/riscv/riscv-isa-manual/blob/45e063b17f98b980efe9dd8a75a49...