[coreboot-gerrit] Change in coreboot[master]: soc/intel/braswell: Increase dcache size

[9elements QA (Code Review)]

9elements QA has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/45827 )

Change subject: soc/intel/braswell: Increase dcache size
......................................................................

Patch Set 4:

Automatic boot test returned (PASS/FAIL/TOTAL): 5/1/6
"HP Compaq 8200 Elite SFF PC" (x86_32) using payload TianoCore : SUCCESS : https://lava.9esec.io/r/21963
"HP Compaq 8200 Elite SFF PC" (x86_32) using payload SeaBIOS : SUCCESS : https://lava.9esec.io/r/21962
"QEMU x86 q35/ich9" (x86_32) using payload TianoCore : FAIL : https://lava.9esec.io/r/21961
"QEMU x86 q35/ich9" (x86_32) using payload SeaBIOS : SUCCESS : https://lava.9esec.io/r/21960
"QEMU x86 i440fx/piix4" (x86_32) using payload SeaBIOS : SUCCESS : https://lava.9esec.io/r/21958
"QEMU AArch64" using payload LinuxBoot_u-root_kexec : SUCCESS : https://lava.9esec.io/r/21957

Please note: This test is under development and might not be accurate at all!