9 Dec
2020
9 Dec
'20
12:45 p.m.
Patrick Rudolph has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/48501 )
Change subject: drivers/intel/fsp2_0: Support FSP-T in long mode ......................................................................
Patch Set 1: Code-Review+1
(1 comment)
https://review.coreboot.org/c/coreboot/+/48501/1/src/soc/intel/common/block/... File src/soc/intel/common/block/cpu/car/cache_as_ram_fsp.S:
https://review.coreboot.org/c/coreboot/+/48501/1/src/soc/intel/common/block/... PS1, Line 100: #include <cpu/x86/64bit/entry64.inc> stack isn't aligned to 16bytes
--
To view, visit https://review.coreboot.org/c/coreboot/+/48501
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I6ce779f9d1b8733e8ca2db5e0f5e1058242e03f5
Gerrit-Change-Number: 48501
Gerrit-PatchSet: 1
Gerrit-Owner: Arthur Heymans arthur@aheymans.xyz
Gerrit-Reviewer: Andrey Petrov andrey.petrov@gmail.com
Gerrit-Reviewer: Patrick Rudolph
Gerrit-Reviewer: Patrick Rudolph siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-Comment-Date: Wed, 09 Dec 2020 12:45:09 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment