Furquan Shaikh has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/41248 )
Change subject: soc/amd/common/block/spi: Add support for common SPI configuration
......................................................................
Patch Set 5:
(1 comment)
https://review.coreboot.org/c/coreboot/+/41248/5/src/soc/amd/common/block/sp...
File src/soc/amd/common/block/spi/fch_spi.c:
https://review.coreboot.org/c/coreboot/+/41248/5/src/soc/amd/common/block/sp...
PS5, Line 21: lpc_initialize_spi_bar(SPI_BASE_ADDRESS, SPI_ROM_ENABLE);
Yeah, I put the split into the next CL. Need to fix that.
Done. Pushing a new patchset.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/41248
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ia4f231bab69e8450005dd6abe7a8e014d5eb7261
Gerrit-Change-Number: 41248
Gerrit-PatchSet: 5
Gerrit-Owner: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Martin Roth
martinroth@google.com
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: Raul Rangel
rrangel@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Tue, 12 May 2020 19:04:03 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Furquan Shaikh
furquan@google.com
Comment-In-Reply-To: Aaron Durbin
adurbin@chromium.org
Gerrit-MessageType: comment