[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Add PMC mux control

[Duncan Laurie (Code Review)]

Duncan Laurie has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/38777 )

Change subject: soc/intel/tigerlake: Add PMC mux control
......................................................................

Patch Set 5:

(1 comment)

https://review.coreboot.org/c/coreboot/+/38777/5/src/soc/intel/tigerlake/acp... 
File src/soc/intel/tigerlake/acpi/pmc.asl:

https://review.coreboot.org/c/coreboot/+/38777/5/src/soc/intel/tigerlake/acp... 
PS5, Line 29: 0xFE000000
This looks like it could be read from 0:1f.2@0x10.   Or at least PCH_PWRM_BASE_ADDRESS