Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/45630 )
Change subject: vendorcode/intel/fsp: Update Tiger Lake FSP Headers for FSP v3373
......................................................................
Patch Set 1:
(2 comments)
https://review.coreboot.org/c/coreboot/+/45630/1//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/45630/1//COMMIT_MSG@12
PS1, Line 12: Includes
include
https://review.coreboot.org/c/coreboot/+/45630/1//COMMIT_MSG@13
PS1, Line 13: ITbtPcieTunnelingForUsb4
: SlowSlewRate
: FastPkgCRampDisable
Please format it as a list.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/45630
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I2e28905f8f7241940ea92ac3e83b52ff7948953a
Gerrit-Change-Number: 45630
Gerrit-PatchSet: 1
Gerrit-Owner: Srinidhi N Kaushik
srinidhi.n.kaushik@intel.com
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Nick Vaccaro
nvaccaro@chromium.org
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-CC: Shaunak Saha
shaunak.saha@intel.com
Gerrit-Comment-Date: Fri, 25 Sep 2020 10:26:45 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment