Hung-Te Lin has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/41503 )
Change subject: mb/google/kukui: Change AP ADC channel 4 to be high bits of RAM code
......................................................................
mb/google/kukui: Change AP ADC channel 4 to be high bits of RAM code
Kukui (eMCP, discrete) and Jacuzzi (discrete) are currently sharing same
memory code table with only one ADC (12 levels) and we are running out
of RAM IDs.
Considering there may be lots of requests of adding new second source
DRAM in future, we decided to increase the RAM code mapping table
instead of doing model-specific table. Now both ADC 2 and 4 will be RAM
code, and SKU straps will be moved from AP (ADC 2) to EC.
All existing devices should have grounded both AP SKU and EC SKU (e.g.,
0) so there should be no backward compatible issues.
BUG=b:156691665
TEST=make; boots on Kukui
BRANCH=kukui
Change-Id: Ib4f4866aa26fd9ea797c1b74b6b59349f1898ccd
Signed-off-by: Hung-Te Lin <hungte(a)chromium.org>
---
M src/mainboard/google/kukui/boardid.c
1 file changed, 9 insertions(+), 8 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/03/41503/1
diff --git a/src/mainboard/google/kukui/boardid.c b/src/mainboard/google/kukui/boardid.c
index 1b610ed..a2487b4 100644
--- a/src/mainboard/google/kukui/boardid.c
+++ b/src/mainboard/google/kukui/boardid.c
@@ -26,8 +26,8 @@
enum {
LCM_ID_CHANNEL = 2, /* ID of LCD Module on schematics. */
- RAM_ID_CHANNEL = 3,
- SKU_ID_CHANNEL = 4,
+ RAM_L_ID_CHANNEL = 3, /* Low 4 bits of RAM code */
+ RAM_H_ID_CHANNEL = 4, /* High 4 bits of RAM code */
};
static const int ram_voltages[ADC_LEVELS] = {
@@ -64,8 +64,8 @@
static const int *adc_voltages[] = {
[LCM_ID_CHANNEL] = lcm_voltages,
- [RAM_ID_CHANNEL] = ram_voltages,
- [SKU_ID_CHANNEL] = ram_voltages, /* SKU ID is sharing RAM voltages. */
+ [RAM_L_ID_CHANNEL] = ram_voltages,
+ [RAM_H_ID_CHANNEL] = ram_voltages,
};
static uint32_t get_adc_index(unsigned int channel)
@@ -101,7 +101,7 @@
return cached_sku_id;
}
- /* Quirk for Kukui: All Rev1/Sku0 had incorrectly set SKU_ID=1. */
+ /* Quirk for Kukui: All Rev1/Sku0 had incorrectly set SKU ID=1. */
if (CONFIG(BOARD_GOOGLE_KUKUI)) {
if (board_id() == 1) {
cached_sku_id = 0;
@@ -112,10 +112,10 @@
/*
* The SKU (later used for device tree matching) is combined from:
* ADC2[4bit/H] = straps on LCD module (type of panel).
- * ADC4[4bit/L] = SKU ID from board straps.
+ * EC [4bit/L] = straps on EC SKU ID straps.
*/
cached_sku_id = (get_adc_index(LCM_ID_CHANNEL) << 4 |
- get_adc_index(SKU_ID_CHANNEL));
+ google_chromeec_get_sku_id());
return cached_sku_id;
}
@@ -124,6 +124,7 @@
static uint32_t cached_ram_code = BOARD_ID_INIT;
if (cached_ram_code == BOARD_ID_INIT)
- cached_ram_code = get_adc_index(RAM_ID_CHANNEL);
+ cached_ram_code = (get_adc_index(RAM_H_ID_CHANNEL) << 4 |
+ get_adc_index(RAM_L_ID_CHANNEL));
return cached_ram_code;
}
--
To view, visit https://review.coreboot.org/c/coreboot/+/41503
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ib4f4866aa26fd9ea797c1b74b6b59349f1898ccd
Gerrit-Change-Number: 41503
Gerrit-PatchSet: 1
Gerrit-Owner: Hung-Te Lin <hungte(a)chromium.org>
Gerrit-MessageType: newchange
Matt DeVillier has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/37892 )
Change subject: mb/google/samus: Fix touchscreen wake GPIO
......................................................................
mb/google/samus: Fix touchscreen wake GPIO
Wrong macro was copy/pasted at some point
Change-Id: I92826cbac599c50ce7f7c5dabde066367edc3053
Signed-off-by: Matt DeVillier <matt.devillier(a)gmail.com>
---
M src/mainboard/google/auron/variants/samus/include/variant/acpi/mainboard.asl
1 file changed, 1 insertion(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/92/37892/1
diff --git a/src/mainboard/google/auron/variants/samus/include/variant/acpi/mainboard.asl b/src/mainboard/google/auron/variants/samus/include/variant/acpi/mainboard.asl
index 40a4df0..802e827 100644
--- a/src/mainboard/google/auron/variants/samus/include/variant/acpi/mainboard.asl
+++ b/src/mainboard/google/auron/variants/samus/include/variant/acpi/mainboard.asl
@@ -201,7 +201,7 @@
Method (_DSW, 3, NotSerialized)
{
- Store (BOARD_CODEC_WAKE_GPIO, Local0)
+ Store (BOARD_TOUCHSCREEN_WAKE_GPIO, Local0)
If (LEqual (Arg0, 1)) {
// Enable GPIO as wake source
\_SB.PCI0.LPCB.GPIO.GWAK (Local0)
--
To view, visit https://review.coreboot.org/c/coreboot/+/37892
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I92826cbac599c50ce7f7c5dabde066367edc3053
Gerrit-Change-Number: 37892
Gerrit-PatchSet: 1
Gerrit-Owner: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-MessageType: newchange
Paul Menzel has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/33742
Change subject: Documentation: Fix spelling of *assumptions*
......................................................................
Documentation: Fix spelling of *assumptions*
Change-Id: I36e0e713647cfc0d25e6b4ead81aa212be530afb
Signed-off-by: Paul Menzel <pmenzel(a)molgen.mpg.de>
---
M Documentation/arch/x86/index.md
1 file changed, 2 insertions(+), 2 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/42/33742/1
diff --git a/Documentation/arch/x86/index.md b/Documentation/arch/x86/index.md
index 0d8acf1..b4ad5c8 100644
--- a/Documentation/arch/x86/index.md
+++ b/Documentation/arch/x86/index.md
@@ -17,7 +17,7 @@
The following features enhance x86_64 support:
* The CPU supports 1GiB hugepages
-## Assuptions for ARCH_ROMSTAGE_X86_64 reference implementation
+## Assumptions for ARCH_ROMSTAGE_X86_64 reference implementation
* 0-4GiB are identity mapped as WB
* Memory above 4GiB isn't accessible
* pagetables reside in CAR area `_pagetables`
@@ -38,7 +38,7 @@
* 0-4GiB are identity mapped as WB
* page tables reside in heap
-## Assuptions for ARCH_RAMSTAGE_X86_64 reference implementation
+## Assumptions for ARCH_RAMSTAGE_X86_64 reference implementation
* pagetable are stored in fixed size heap area, initialized by assembly code
* Memory above 4GiB is not accessible
--
To view, visit https://review.coreboot.org/c/coreboot/+/33742
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I36e0e713647cfc0d25e6b4ead81aa212be530afb
Gerrit-Change-Number: 33742
Gerrit-PatchSet: 1
Gerrit-Owner: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-MessageType: newchange
Hello Michael Niewöhner, Patrick Rudolph,
I'd like you to do a code review. Please visit
https://review.coreboot.org/c/coreboot/+/41784
to review the following change.
Change subject: util/supermicro: Always include commonlib/bsd/compiler.h
......................................................................
util/supermicro: Always include commonlib/bsd/compiler.h
We rely on `compiler.h` for definitions like `__packed`. Without it,
`smcbiosinfo.c` simply declared a global struct with that name, but
nothing was packed.
Change-Id: Ide055317115fc374a63812bcd3791445ca4f2dcc
Signed-off-by: Nico Huber <nico.h(a)gmx.de>
---
M util/supermicro/Makefile.inc
1 file changed, 3 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/84/41784/1
diff --git a/util/supermicro/Makefile.inc b/util/supermicro/Makefile.inc
index 1aa5bcb..316cb48 100644
--- a/util/supermicro/Makefile.inc
+++ b/util/supermicro/Makefile.inc
@@ -1,9 +1,11 @@
+TOOLCPPFLAGS += -include $(top)/src/commonlib/bsd/include/commonlib/bsd/compiler.h
+
SMCBIOSINFOTOOL:= $(objutil)/supermicro/smcbiosinfo
$(SMCBIOSINFOTOOL): $(dir)/smcbiosinfo/smcbiosinfo.c
printf " HOSTCC Creating SMCBIOSINFO tool\n"
mkdir -p $(objutil)/supermicro
- $(HOSTCC) $< -o $@
+ $(HOSTCC) $(TOOLCPPFLAGS) $< -o $@
ifeq ($(CONFIG_VENDOR_SUPERMICRO),y)
ifneq ($(call strip_quotes, $(CONFIG_SUPERMICRO_BOARDID)),)
--
To view, visit https://review.coreboot.org/c/coreboot/+/41784
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ide055317115fc374a63812bcd3791445ca4f2dcc
Gerrit-Change-Number: 41784
Gerrit-PatchSet: 1
Gerrit-Owner: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Michael Niewöhner
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-MessageType: newchange