coreboot-gerrit January 2015

coreboot-gerrit@coreboot.org

1 participants
1236 discussions

Patch merged into coreboot/master: 684fda5 nvidia/ck804: Fix cosmetics in Kconfig
by gerrit＠coreboot.org 28 Jan '15

28 Jan '15

the following patch was just integrated into master: commit 684fda596491117bc97ce2d23d77b917a243f771 Author: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Date: Tue Jan 27 13:09:10 2015 -0600 nvidia/ck804: Fix cosmetics in Kconfig Change-Id: Ic675911f534f07516c838b52c9463e89448d4353 Signed-off-by: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/8291 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me(a)gmail.com> See http://review.coreboot.org/8291 for details. -gerrit

1 0

New patch to review for coreboot: 4d9f134 vendorcode/amd/agesa/f14: update microcode
by Nicolas Reinecke 28 Jan '15

28 Jan '15

Nicolas Reinecke (nr(a)das-labor.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8296 -gerrit commit 4d9f1342deb389121317a631c6ec452f48057b86 Author: Nicolas Reinecke <nr(a)das-labor.org> Date: Mon Jan 26 14:14:19 2015 +0100 vendorcode/amd/agesa/f14: update microcode 05000028 -> 05000029 tested on asrock E350M1 05000101 -> 05000119 Change-Id: Iccb096eb55a4a789c1e810f68c8c8eacfd5f8a0b Signed-off-by: Nicolas Reinecke <nr(a)das-labor.org> --- .../amd/agesa/f14/Include/OptionFamily14hInstall.h | 20 +- src/vendorcode/amd/agesa/f14/Makefile.inc | 4 +- .../CPU/Family/0x14/F14MicrocodePatch05000025.c | 1645 ----------------- .../CPU/Family/0x14/F14MicrocodePatch05000028.c | 1900 -------------------- .../CPU/Family/0x14/F14MicrocodePatch05000029.c | 260 +++ .../CPU/Family/0x14/F14MicrocodePatch05000101.c | 1645 ----------------- .../CPU/Family/0x14/F14MicrocodePatch05000119.c | 260 +++ 7 files changed, 532 insertions(+), 5202 deletions(-) diff --git a/src/vendorcode/amd/agesa/f14/Include/OptionFamily14hInstall.h b/src/vendorcode/amd/agesa/f14/Include/OptionFamily14hInstall.h index 5291efd..fda98c1 100644 --- a/src/vendorcode/amd/agesa/f14/Include/OptionFamily14hInstall.h +++ b/src/vendorcode/amd/agesa/f14/Include/OptionFamily14hInstall.h @@ -329,8 +329,8 @@ extern F_IS_NB_PSTATE_ENABLED F14IsNbPstateEnabled; #if GET_PATCHES == TRUE #define F14_ON_UCODE_0B #define F14_ON_UCODE_1A - #define F14_ON_UCODE_28 - #define F14_ON_UCODE_101 + #define F14_ON_UCODE_29 + #define F14_ON_UCODE_119 // If a patch is required for recovery mode to function properly, add a // conditional for AGESA_ENTRY_INIT_RECOVERY, and pull it in. @@ -344,19 +344,19 @@ extern F_IS_NB_PSTATE_ENABLED F14IsNbPstateEnabled; #undef F14_ON_UCODE_1A #define F14_ON_UCODE_1A &CpuF14MicrocodePatch0500001A, #endif - extern CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000028; - #undef F14_ON_UCODE_28 - #define F14_ON_UCODE_28 &CpuF14MicrocodePatch05000028, + extern CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000029; + #undef F14_ON_UCODE_29 + #define F14_ON_UCODE_29 &CpuF14MicrocodePatch05000029, - extern CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000101; - #undef F14_ON_UCODE_101 - #define F14_ON_UCODE_101 &CpuF14MicrocodePatch05000101, + extern CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000119; + #undef F14_ON_UCODE_119 + #define F14_ON_UCODE_119 &CpuF14MicrocodePatch05000119, #endif CONST MICROCODE_PATCHES ROMDATA *CpuF14OnMicroCodePatchArray[] = { - F14_ON_UCODE_101 - F14_ON_UCODE_28 + F14_ON_UCODE_119 + F14_ON_UCODE_29 F14_ON_UCODE_0B F14_ON_UCODE_1A NULL diff --git a/src/vendorcode/amd/agesa/f14/Makefile.inc b/src/vendorcode/amd/agesa/f14/Makefile.inc index d1c8911..00e2443 100644 --- a/src/vendorcode/amd/agesa/f14/Makefile.inc +++ b/src/vendorcode/amd/agesa/f14/Makefile.inc @@ -117,8 +117,8 @@ libagesa-y += Proc/CPU/Feature/cpuIoCstate.c libagesa-y += Proc/Mem/NB/ON/mnprotoon.c libagesa-y += Proc/CPU/Family/0x14/F14MicrocodePatch0500000B.c libagesa-y += Proc/CPU/Family/0x14/F14MicrocodePatch0500001A.c -libagesa-y += Proc/CPU/Family/0x14/F14MicrocodePatch05000028.c -libagesa-y += Proc/CPU/Family/0x14/F14MicrocodePatch05000101.c +libagesa-y += Proc/CPU/Family/0x14/F14MicrocodePatch05000029.c +libagesa-y += Proc/CPU/Family/0x14/F14MicrocodePatch05000119.c libagesa-y += Proc/GNB/PCIe/Family/0x14/F14PciePifServices.c libagesa-y += Proc/CPU/Family/0x14/ON/F14OnInitEarlyTable.c libagesa-y += Proc/CPU/cpuInitEarlyTable.c diff --git a/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000025.c b/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000025.c deleted file mode 100644 index 43d988b..0000000 --- a/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000025.c +++ /dev/null @@ -1,1645 +0,0 @@ -/* $NoKeywords:$ */ -/** - * @file - * - * AMD Family_14 Microcode patch. - * - * Fam14 Microcode Patch rev 05000025 for 5010 or equivalent. - * - * @xrefitem bom "File Content Label" "Release Content" - * @e project: AGESA - * @e sub-project: CPU/FAMILY/0x14 - * @e \$Revision: 37850 $ @e \$Date: 2010-09-13 18:09:57 -0400 (Mon, 13 Sep 2010) $ - * - */ -/* - ***************************************************************************** - * - * Copyright (c) 2011, Advanced Micro Devices, Inc. - * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without - * modification, are permitted provided that the following conditions are met: - * * Redistributions of source code must retain the above copyright - * notice, this list of conditions and the following disclaimer. - * * Redistributions in binary form must reproduce the above copyright - * notice, this list of conditions and the following disclaimer in the - * documentation and/or other materials provided with the distribution. - * * Neither the name of Advanced Micro Devices, Inc. nor the names of - * its contributors may be used to endorse or promote products derived - * from this software without specific prior written permission. - * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND - * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED - * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE - * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY - * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND - * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. - * - * *************************************************************************** - * - */ -/*---------------------------------------------------------------------------------------- - * M O D U L E S U S E D - *---------------------------------------------------------------------------------------- - */ -#include "AGESA.h" -#include "cpuRegisters.h" -#include "cpuEarlyInit.h" - -/*---------------------------------------------------------------------------------------- - * D E F I N I T I O N S A N D M A C R O S - *---------------------------------------------------------------------------------------- - */ - -/*---------------------------------------------------------------------------------------- - * T Y P E D E F S A N D S T R U C T U R E S - *---------------------------------------------------------------------------------------- - */ - -// Patch code 05000025 for 5010 and equivalent -CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000025 = -{ -0x10, -0x20, -0x10, -0x09, -0x25, -0x00, -0x00, -0x05, -0x01, -0x80, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x10, -0x50, -0x00, -0x00, -0x00, -0xaa, -0xaa, -0xaa, -0x17, -0xbc, -0xec, -0xce, -0xc4, -0x2e, -0xfb, -0x70, -0xa4, -0x29, -0x87, -0x9b, -0x3f, -0xa9, -0x10, -0xbd, -0xa1, -0x80, -0xc0, -0x68, -0x27, -0x48, -0x71, -0xb4, -0xea, -0xce, -0x31, -0xd5, -0xe4, -0xa1, -0xde, -0xd2, -0x94, -0x1d, -0x8f, -0x0a, -0x68, -0xb7, -0x2a, -0x3c, -0xa3, -0x89, -0x34, -0x1c, -0xc3, -0x3c, -0x6f, -0x16, -0x3e, -0xba, -0xfc, -0x86, -0xde, -0x06, -0xa7, -0x6b, -0xff, -0x30, -0xfd, -0x1f, -0x58, -0x73, -0x4f, -0xf1, -0x1a, -0xf9, -0x1e, -0xca, -0x26, -0xb0, -0x0f, -0x44, -0xb8, -0xdc, -0x94, -0xb8, -0xeb, -0x74, -0xbf, -0x05, -0x67, -0x2e, -0x97, -0x5c, -0x2d, -0xfe, -0x30, -0xde, -0xf9, -0x2e, -0xc0, -0x82, -0x72, -0x8d, -0xbf, -0x1d, -0x7c, -0x24, -0x74, -0x81, -0x41, -0x63, -0x3b, -0x6c, -0xe0, -0x32, -0x3e, -0x64, -0xb9, -0xce, -0x1a, -0x66, -0x6d, -0x6a, -0x99, -0xcf, -0x0d, -0x98, -0x7d, -0x32, -0x80, -0xc6, -0xf9, -0x79, -0x5f, -0xe4, -0x79, -0x6e, -0x2a, -0xd4, -0x19, -0x8c, -0xa1, -0x39, -0x94, -0x0c, -0x26, -0x7f, -0x33, -0x17, -0xc2, -0x86, -0xa2, -0x3a, -0x6f, -0x46, -0x3b, -0x26, -0x0e, -0x7a, -0x28, -0xb5, -0x95, -0x44, -0x05, -0x60, -0x57, -0x2a, -0x52, -0x19, -0x80, -0x2e, -0xc7, -0x53, -0x3c, -0x37, -0x54, -0xe4, -0x3a, -0x30, -0x37, -0x0e, -0x5e, -0xbb, -0x7e, -0x94, -0x82, -0xef, -0xc2, -0x48, -0x65, -0x2c, -0xd2, -0xbd, -0xe2, -0x91, -0x34, -0xf4, -0x5c, -0xec, -0x39, -0xb1, -0xd0, -0x89, -0x81, -0xdc, -0xd5, -0x40, -0xf4, -0x3f, -0x77, -0x05, -0xa1, -0x3b, -0x05, -0x95, -0xb0, -0xef, -0xca, -0xfa, -0xcd, -0xb2, -0xd1, -0x7c, -0xcc, -0x85, -0x62, -0x5e, -0x93, -0x74, -0x2b, -0x56, -0x91, -0x0f, -0x5a, -0x4f, -0xb0, -0x14, -0xe4, -0x90, -0xeb, -0x51, -0x80, -0xd0, -0xaf, -0xa0, -0x10, -0xb3, -0x29, -0x8f, -0x35, -0x5b, -0xdc, -0x61, -0x2a, -0x5c, -0x97, -0x50, -0x8b, -0xe2, -0xc8, -0xa1, -0xce, -0xab, -0x45, -0x3e, -0x87, -0xf1, -0x11, -0x6f, -0x11, -0xd2, -0x4c, -0x04, -0xcf, -0x32, -0x59, -0xf9, -0x5b, -0x88, -0x4a, -0x5b, -0xbc, -0x75, -0x20, -0xf0, -0x41, -0x61, -0x30, -0x63, -0xa1, -0x01, -0xc2, -0xbf, -0xac, -0x33, -0x2f, -0xd1, -0xc6, -0xcf, -0xda, -0xe0, -0xa7, -0x77, -0x41, -0xf3, -0x75, -0x4d, -0x42, -0x2c, -0xf1, -0x8d, -0x44, -0x76, -0x7b, -0xf4, -0xfe, -0xbf, -0x62, -0x0f, -0x48, -0xeb, -0x36, -0xf4, -0x00, -0x08, -0x66, -0x48, -0xde, -0x96, -0xc8, -0xf6, -0x7a, -0xda, -0xb3, -0xba, -0x15, -0x01, -0xcb, -0x7d, -0xd1, -0x70, -0xe8, -0x2a, -0x6f, -0xe3, -0x8d, -0xbf, -0x23, -0x85, -0xb2, -0x23, -0x71, -0x23, -0xae, -0x15, -0xac, -0xbd, -0x31, -0x05, -0xea, -0x8e, -0xfa, -0x03, -0xf3, -0xe2, -0xee, -0xf0, -0x47, -0xac, -0x2c, -0x77, -0xbb, -0x04, -0x2e, -0xde, -0x08, -0x4b, -0x33, -0x26, -0xb9, -0x70, -0xdc, -0x54, -0x51, -0xed, -0xdf, -0x67, -0x64, -0x16, -0xdd, -0x03, -0xb2, -0x43, -0xe8, -0x44, -0xb0, -0x6f, -0x63, -0x9e, -0x3e, -0xef, -0xee, -0x7b, -0xba, -0xf3, -0x84, -0xcc, -0x62, -0x53, -0xd9, -0xd4, -0x39, -0x3e, -0xd7, -0x6b, -0x7d, -0x8b, -0x50, -0x18, -0x05, -0x91, -0x57, -0x46, -0x64, -0xf2, -0xcd, -0x21, -0x3b, -0x2b, -0x35, -0x48, -0xa7, -0xb4, -0x8a, -0xe1, -0xef, -0x77, -0x9e, -0xb5, -0xd9, -0x01, -0xf0, -0xa1, -0x6f, -0x59, -0x01, -0x71, -0x82, -0xa8, -0xfa, -0xe1, -0xcf, -0xa6, -0x04, -0xc7, -0x7a, -0x54, -0x64, -0x0b, -0x51, -0x4d, -0x64, -0x48, -0x6a, -0xe4, -0xfa, -0x16, -0x0e, -0xe0, -0xc4, -0x30, -0x0f, -0xea, -0x08, -0x75, -0xa2, -0xcd, -0x45, -0xd8, -0xcf, -0x31, -0x19, -0x7a, -0xaf, -0x8c, -0xa1, -0x94, -0x67, -0x3d, -0x67, -0x1e, -0x4a, -0x9a, -0x13, -0xe8, -0xb5, -0x6e, -0x20, -0x4b, -0x21, -0x2f, -0x03, -0x96, -0x77, -0x52, -0xaa, -0x0c, -0x72, -0x70, -0xa5, -0xcf, -0xd6, -0x43, -0x9a, -0x65, -0xe0, -0x4d, -0xd7, -0xdc, -0x97, -0x25, -0x59, -0x15, -0xeb, -0x69, -0xd5, -0x73, -0x4d, -0xe0, -0x13, -0xb2, -0xe5, -0xa2, -0x9f, -0xa2, -0x75, -0x92, -0x19, -0x51, -0xce, -0x5d, -0xc2, -0xc8, -0x96, -0x2f, -0x79, -0xf9, -0x3f, -0x2a, -0xfd, -0x1c, -0xbf, -0xe2, -0x10, -0x3d, -0xed, -0xfd, -0xdf, -0x1a, -0xe2, -0x4d, -0x16, -0xfb, -0x3e, -0x85, -0x9e, -0x97, -0xdb, -0xd0, -0x5f, -0x76, -0xc7, -0xd0, -0x97, -0xec, -0x0d, -0x75, -0x2a, -0x33, -0x79, -0xa2, -0x66, -0xc4, -0xf6, -0x02, -0x16, -0x1c, -0x89, -0xc5, -0x4d, -0xf7, -0x18, -0x2b, -0xc6, -0xb3, -0x21, -0x70, -0xd5, -0xf1, -0xed, -0x51, -0x7a, -0xa3, -0xc6, -0xfa, -0x85, -0x27, -0xd5, -0x17, -0xef, -0x38, -0x6a, -0x48, -0xb1, -0x0a, -0x9b, -0x7f, -0x14, -0xce, -0x87, -0xe1, -0x04, -0x76, -0xc2, -0xb6, -0x58, -0xde, -0xa3, -0x03, -0xf2, -0x01, -0x70, -0x95, -0xd2, -0x74, -0xcf, -0xdb, -0x3d, -0x31, -0xec, -0x5e, -0x77, -0xa4, -0xf2, -0x25, -0x47, -0x66, -0x95, -0x7a, -0xfb, -0xc1, -0x75, -0x12, -0x93, -0x54, -0x22, -0xa5, -0x5a, -0xe1, -0x94, -0x57, -0x40, -0x6b, -0xf2, -0xc0, -0xeb, -0x63, -0x59, -0x5b, -0xa5, -0x1f, -0xbc, -0x1c, -0xe8, -0xdb, -0x5b, -0xca, -0xba, -0x88, -0xf2, -0xdb, -0xf2, -0x88, -0x11, -0x7a, -0x58, -0xd2, -0xec, -0x5d, -0xb9, -0x7e, -0x83, -0xef, -0xc7, -0xd9, -0xfa, -0x08, -0x62, -0xf5, -0x15, -0x7b, -0x8a, -0x37, -0xe7, -0x9a, -0x50, -0x3f, -0x0c, -0x84, -0xfc, -0x86, -0xb6, -0xac, -0xa2, -0xd9, -0xa1, -0x4c, -0x4b, -0x5b, -0x57, -0x1c, -0x87, -0x13, -0x5a, -0x0e, -0xf6, -0x85, -0xe5, -0x30, -0x3d, -0x78, -0xd7, -0xc3, -0x17, -0x0b, -0x90, -0xe7, -0xcd, -0xf2, -0xd0, -0x85, -0x61, -0x11, -0xda, -0x89, -0xe9, -0x17, -0x88, -0xe1, -0xec, -0x61, -0x94, -0xba, -0x31, -0x61, -0x94, -0x5d, -0x64, -0xc3, -0xf9, -0x0f, -0x15, -0x60, -0xe7, -0x4d, -0x71, -0x59, -0x6c, -0x72, -0xbe, -0x20, -0xce, -0x72, -0x84, -0xb4, -0x2a, -0x66, -0x53, -0xde, -0x1f, -0x79, -0x34, -0x03, -0x10, -0x75, -0xbd, -0x3b, -0xd9, -0xa3, -0x2b, -0xf9, -0x3f, -0x4c, -0xe8, -0x01, -0x53, -0xa6, -0x47, -0x11, -0x7e, -0x5e, -0xdf, -0x63, -0x28, -0x2e, -0x1d, -0xed, -0x62, -0xe9, -0x6a, -0x10, -0x6b, -0xb7, -0x1b, -0x51, -0xc6, -0x9b, -0x39, -0x2a, -0x4d, -0xec, -0xb9, -0x57, -0x94, -0xbe, -0xc8, -0x43, -0x70, -0x21, -0xd9, -0xa3, -0xfe, -0x24, -0xef, -0xbd, -0xc6, -0x33, -0x3c, -0x1e, -0x79, -0xfc, -0xeb, -0xfc, -0x43, -0xab, -0x1a, -0x3b, -0x90, -0xe9, -0xf5, -0x7f, -0x34, -0x5d, -0x0d, -0xfc, -0xeb, -0x24, -0x1d, -0xed, -0x3c, -0xd2, -0x17, -0x34, -0x3b, -0x2c, -0xfe, -0x16, -0x3b, -0x80, -0x58, -0x78, -0xc2, -0x5e, -0x0e, -0x74, -0x09, -0x7a, -0x19, -0xb1, -0x11, -0x98, -0xe1, -0xf6, -0x5c, -0x03, -0xac, -0xc6, -0x7c, -0xda, -0xdf, -0xac, -0xd5, -0x4a, -0x73, -0x88, -0xfc, -0x19, -0xac, -0x80, -0x49, -0xa1, -0x22, -0x1c, -0xa4, -0x0e, -0x93, -0xbe, -0xb7, -0x5d, -0xaa, -0x00, -0x09, -0x06, -0x31, -0xf4, -0x67, -0xdf, -0x94, -0x44, -0x53, -0x75, -0xf6, -0x02, -0x81, -0xd3, -0x68, -0xcc, -0x0d, -0xf5, -0x7b, -0x6b, -0x74, -0x61, -0xb8, -0x5e, -0xd1, -0x24, -0x6e, -0xa5, -0x3d, -0x25, -0x6a, -0xd8, -0xa5, -0x09, -0x5e, -0x67, -0x11, -0x04, -0xd1, -0xd8, -0x1d, -0x86, -0x57, -0x41, -0xd2, -0xfe, -0xf9, -0x99, -0x9d, -0x7f, -0xb0, -0x85, -0x47, -0x2e, -0x40, -0xd9, -0xf6, -0xf5, -0x93, -0x9f, -0x63, -0x9e, -0xb1, -0x84, -0x68, -0x73, -0xfb, -0x33, -0x95, -0x34, -0x63, -0xae, -0xcc, -0x2c, -0xd6, -0xed, -0xbc, -0x1c, -0xfe, -0xc2, -0x6c, -0x12, -0x04, -0x17, -0xa0, -0x61, -0x1b, -0x73, -0x66, -0xb7, -0x42, -0x51, -0xd0, -0x0e, -0xd3, -0x7a, -0xdd, -0xb6, -0xe3, -0x33, -0xf2, -0x41, -0x90, -0xa7, -0xf9, -0x83, -0x64, -0x19, -0xcb, -0x42, -0xe6, -0xe4, -0xc5, -0xc0, -0x9b, -0xc6, -0xed, -0x8e, -0x63, -0x03, -0xc0, -0x82, -0x17, -0x85, -0x81, -0x6e, -0x6e, -0xf0, -0xf3, -0xd9, -0xac, -0x00, -0xb5, -0x7f, -0x96, -0x93, -0xf8, -0x94, -0x65, -0x05, -0x84, -0x67, -0xe8, -0x0c, -0x70, -0x56, -0x2e, -0x3c, -0x27, -0x96, -0x51, -0x06, -0x61, -0x78, -0x17, -0xee, -0x8b, -0x32, -0xdf, -0x55, -0xf2, -0x07, -0xa6, -0x5a, -0x1d, -0xcc, -0x0f, -0xe4, -0xfa, -0x49, -0xe8, -0x9d, -0x03, -0xf6, -0xd1, -0xf0, -0x01, -0xe6, -0x06, -0xc5, -0x8b, -0x05, -0xb9, -0x1a, -0xbe, -0x29, -0x86, -0xc9, -0xaa, -0x19, -0x3a, -0xe1, -0xcc, -0x1d, -0x69, -0x74, -0x54, -0x46, -0x68, -0x59, -0xaf, -0x53, -0x08, -0x3a, -0x60, -0x9c, -0x1d, -0x4a, -0xab, -0xa5, -0x5b, -0xeb, -0x18, -0xf6, -0x86, -0x52, -0xc9, -0xde, -0xff, -0x7a, -0x2d, -0x6f, -0x41, -0x75, -0xec, -0x55, -0x57, -0x93, -0x40, -0x53, -0x10, -0x7f, -0xb4, -0x86, -0xf6, -0x5d, -0xa5, -0xe3, -0x4d, -0x51, -0xfb, -0xf3, -0x31, -0x6b, -0xa4, -0x9f, -0xfa, -0xe2, -0x0b, -0x61, -0x42, -0x24, -0x7d, -0x44, -0x7f, -0xa9, -0x8b, -0x29, -0x82, -0x72, -0x6b, -0xee, -0xf6, -0x3e, -0xf9, -0xbb, -0xab, -0x32, -0x43, -0xfe, -0x1f, -0x02, -0x2f, -0x61, -0xa3, -0x1e, -0x27, -0x1c, -0xad, -0x9a, -0x08, -0xb7, -0xb9, -0x57, -0xd1, -0xe7, -0x66, -0x99, -0x57, -0xca, -0x3b, -0x0c, -0x2e, -0x75, -0xd5, -0xab, -0xf0, -0x0a, -0x14, -0x64, -0xad, -0xc5, -0x07, -0xa5, -0x91, -0xd1, -0x7c, -0x18, -0x3a, -0xa0, -0x85, -0x30, -0x99, -0x24, -0xbf, -0xdb, -0x4a, -0x09, -0x4b, -0x67, -0xc8, -0xe6, -0x1d, -0x5f, -0x01, -0xa7, -0x32, -0x9f, -0xba, -0x51, -0xe1, -0x5d, -0xb8, -0xbe, -0xb0, -0x39, -0x00, -0x41, -0x38, -0xe6, -0xd1, -0xbd, -0xae, -0x00, -0xad, -0x9b, -0xca, -0xb3, -0xf8, -0x0f, -0xd3, -0x24, -0x57, -0x34, -0xf2, -0x46, -0xb0, -0x8b, -0xce, -0xdd, -0x1b, -0x40, -0x6d, -0xc7, -0xc7, -0x3d, -0x61, -0xe0, -0x76, -0x08, -0x08, -0xd4, -0xfb, -0xb0, -0xdc, -0x2f, -0xde, -0xd9, -0x33, -0xb8, -0x35, -0x71, -0x8f, -0x1d, -0x65, -0xc5, -0xec, -0x78, -0x74, -0xa8, -0x1a, -0xa7, -0x06, -0xb3, -0x99, -0xf9, -0x1a, -0x61, -0xf9, -0xe6, -0x1b, -0xcd, -0xa6, -0xb7, -0xcd, -0x2d, -0xa2, -0xc1, -0xd6, -0xe2, -0x75, -0x1e, -0x38, -0x06, -0xc2, -0x9c, -0x22, -0xf9, -0x5b, -0x55, -0xa8, -0x09, -0x8d, -0x27, -0x7c, -0xb0, -0x3a, -0x69, -0xd8, -0xc9, -0xd6, -0x2c, -0xb0, -0x04, -0xd3, -0xb9, -0xe2, -0x16, -0xdd, -0x42, -0x54, -0x04, -0x0a, -0x97, -0x6f, -0x25, -0xf7, -0xfe, -0x55, -0xe0, -0x56, -0x52, -0xc7, -0x9b, -0x0d, -0x6d, -0x43, -0xd0, -0x26, -0xbf, -0x5d, -0x33, -0x63, -0xae, -0x90, -0x0f, -0x57, -0x66, -0xe4, -0x9d, -0xb6, -0x55, -0xef, -0x4c, -0x12, -0x35, -0xb3, -0x93, -0x70, -0x0b, -0x8c, -0x2b, -0xe5, -0x72, -0x19, -0x73, -0x85, -0x28, -0x41, -0x9d, -0xbd, -0xf3, -0xc0, -0xc9, -0xd0, -0x2b, -0x1d, -0xf2, -0x0e, -0xb8, -0xea, -0x32, -0x8c, -0x49, -0x40, -0x8c, -0xcd, -0xc4, -0x4c, -0x5d, -0x43, -0x9d, -0x69, -0x24, -0x0f, -0x77, -0x0e, -0xe2, -0xb7, -0x86, -0x1d, -0x55, -0xd3, -0x5f, -0x72, -0xa5, -0x20, -0x89, -0x76, -0xe7, -0x07, -0x45, -0xc0, -0x4d, -0x1e, -0x27, -0xc0, -0xed, -0x3b, -0x64, -0xbb, -0xc8, -0x4f, -0x99, -0xad, -0xb2, -0xd3, -0xc6, -0xad, -0x3e, -0xc7, -0x2f, -0x73, -0xee, -0x63, -0x69, -0x90, -0x8c, -0x0a, -0x3f, -0x40, -0xff, -0xa9, -0x16, -0x72, -0x95, -0x87, -0x02, -0xca, -0xa6, -0x7c, -0xd5, -0x88, -0x6f, -0x20, -0x0a, -0xba, -0xe3, -0xdb, -0x8a, -0x5a, -0x4c, -0x60, -0x53, -0xc9, -0x35, -0x59, -0x98, -0xf1, -0x08, -0xc6, -0xb8, -0x9d, -0x72, -0xe1, -0xee, -0xc6, -0x70, -0x0e, -0x11, -0xbe, -0xf6, -0xbd, -0x01, -0x37, -0xbf, -0x54, -0x5f, -0xf1, -0xf0, -0x0a, -0x31, -0x36, -0x9f, -0xb9, -0x9b, -0xf8, -0xbc, -0x3a, -0x97, -0x68, -0xb4, -0xd1, -0xfd, -0x8b, -0x45, -0x56, -0x5b, -0x7f, -0x46, -0x76, -0x00, -0x67, -0xbc -}; - -/*---------------------------------------------------------------------------------------- - * P R O T O T Y P E S O F L O C A L F U N C T I O N S - *---------------------------------------------------------------------------------------- - */ - -/*---------------------------------------------------------------------------------------- - * E X P O R T E D F U N C T I O N S - *---------------------------------------------------------------------------------------- - */ diff --git a/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000028.c b/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000028.c deleted file mode 100644 index 5db7e75..0000000 --- a/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000028.c +++ /dev/null @@ -1,1900 +0,0 @@ -/* $NoKeywords:$ */ -/** - * @file - * - * AMD Family_14 Microcode patch. - * - * Fam14 Microcode Patch rev 05000028 for 5010 or equivalent. - * - * @xrefitem bom "File Content Label" "Release Content" - * @e project: AGESA - * @e sub-project: CPU/FAMILY/0x14 - * @e \$Revision: 37850 $ @e \$Date: 2010-09-13 18:09:57 -0400 (Mon, 13 Sep 2010) $ - * - */ -/* - ****************************************************************************** - * - * Copyright (c) 2011, Advanced Micro Devices, Inc. - * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without - * modification, are permitted provided that the following conditions are met: - * * Redistributions of source code must retain the above copyright - * notice, this list of conditions and the following disclaimer. - * * Redistributions in binary form must reproduce the above copyright - * notice, this list of conditions and the following disclaimer in the - * documentation and/or other materials provided with the distribution. - * * Neither the name of Advanced Micro Devices, Inc. nor the names of - * its contributors may be used to endorse or promote products derived - * from this software without specific prior written permission. - * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND - * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED - * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE - * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY - * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND - * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. - * - ****************************************************************************** - */ -/*---------------------------------------------------------------------------------------- - * M O D U L E S U S E D - *---------------------------------------------------------------------------------------- - */ -#include "AGESA.h" -#include "cpuRegisters.h" -#include "cpuEarlyInit.h" - -/*---------------------------------------------------------------------------------------- - * D E F I N I T I O N S A N D M A C R O S - *---------------------------------------------------------------------------------------- - */ - -/*---------------------------------------------------------------------------------------- - * T Y P E D E F S A N D S T R U C T U R E S - *---------------------------------------------------------------------------------------- - */ - -// Patch code 05000028 for 5010 and equivalent -CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000028 = -{{ -0x10, -0x20, -0x24, -0x11, -0x28, -0x00, -0x00, -0x05, -0x01, -0x80, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x00, -0x10, -0x50, -0x00, -0x00, -0x00, -0xaa, -0xaa, -0xaa, -0x89, -0x66, -0x9f, -0x9a, -0x14, -0x8a, -0xcd, -0xbb, -0x71, -0x6b, -0x59, -0xe0, -0xf1, -0xec, -0x1d, -0xe2, -0xa1, -0xcb, -0xdd, -0x85, -0xd4, -0x54, -0x18, -0x05, -0x1f, -0x71, -0x70, -0x1f, -0xb5, -0x6b, -0x86, -0xa2, -0x37, -0x5e, -0x14, -0x1b, -0xdd, -0xf4, -0x40, -0x31, -0x90, -0x8a, -0xa3, -0xc1, -0x4a, -0x5c, -0xb8, -0x36, -0xf1, -0xe8, -0x7e, -0x4c, -0x2d, -0xc0, -0x51, -0x92, -0xd8, -0xb4, -0x9d, -0x6c, -0xa6, -0xd1, -0x3b, -0x6c, -0xed, -0x8e, -0x4a, -0x2e, -0xf4, -0x33, -0xbe, -0xcf, -0x57, -0xf9, -0xa2, -0x24, -0x28, -0x81, -0x63, -0x04, -0xeb, -0x75, -0x70, -0x25, -0x7d, -0xa7, -0xf2, -0xdb, -0x5e, -0xa0, -0x79, -0x5d, -0x3a, -0xd5, -0x60, -0xbb, -0x39, -0x3c, -0xe9, -0x28, -0x37, -0xe7, -0xd1, -0xf0, -0x74, -0x1b, -0x05, -0xe7, -0x7b, -0x38, -0xbe, -0x30, -0x15, -0xe8, -0x37, -0x7a, -0xc9, -0xd1, -0xc9, -0x71, -0xe3, -0x56, -0x0f, -0xae, -0x45, -0xd9, -0x26, -0x43, -0xcf, -0x87, -0x35, -0x32, -0xf9, -0xb2, -0x8c, -0xed, -0x80, -0xbe, -0xb7, -0xa3, -0x0e, -0x43, -0x6c, -0xc1, -0x9b, -0x06, -0x55, -0x93, -0xfe, -0xdd, -0x12, -0x2b, -0xcf, -0x03, -0xdd, -0xa6, -0x56, -0xf2, -0x7a, -0x82, -0xeb, -0x81, -0xf4, -0x8a, -0x43, -0x5a, -0xfe, -0xd2, -0x9d, -0xb6, -0x8e, -0x62, -0x6c, -0x01, -0x68, -0x0a, -0x65, -0x9c, -0xb5, -0x50, -0xdb, -0xa8, -0x6f, -0xea, -0x5d, -0x79, -0xce, -0xee, -0x66, -0x7f, -0xea, -0x10, -0x65, -0x79, -0x85, -0xed, -0x99, -0x01, -0xff, -0xb0, -0xa4, -0xd1, -0xc0, -0xe5, -0x6c, -0x67, -0x53, -0x25, -0x0f, -0xbb, -0xc6, -0x27, -0x93, -0xfd, -0x88, -0x92, -0xe6, -0xed, -0x4f, -0xf4, -0xfe, -0xda, -0xbf, -0x3f, -0x35, -0x2e, -0xad, -0x6e, -0xdc, -0x0e, -0xc5, -0x60, -0xc5, -0x06, -0xbf, -0x9e, -0x49, -0x5f, -0x4e, -0xf6, -0x19, -0x0a, -0x9a, -0xa1, -0x8b, -0xe2, -0xad, -0x41, -0x3d, -0x6f, -0x55, -0x3d, -0x68, -0x71, -0x66, -0xbe, -0x73, -0xed, -0x48, -0xb1, -0xfc, -0xe8, -0x7d, -0x5a, -0x6e, -0x74, -0x1e, -0xa4, -0x57, -0xe6, -0xee, -0x90, -0x44, -0xfb, -0x2d, -0x68, -0x96, -0x39, -0x4b, -0x74, -0x89, -0x4c, -0x84, -0x48, -0x42, -0x55, -0x05, -0xf1, -0x0a, -0x53, -0x2e, -0x0b, -0xe1, -0x4a, -0xf3, -0x5c, -0x9e, -0x01, -0xc5, -0x8c, -0x48, -0x28, -0xf3, -0x73, -0x59, -0xf8, -0x82, -0x6d, -0x4f, -0xb4, -0x65, -0x85, -0x19, -0xee, -0xad, -0x0b, -0x91, -0x89, -0xb6, -0x26, -0x89, -0x05, -0x95, -0xf9, -0xf2, -0xf3, -0x6a, -0x89, -0x0a, -0x73, -0x19, -0x87, -0x80, -0x1e, -0x26, -0xea, -0x87, -0xd9, -0xaa, -0x07, -0xae, -0xb5, -0x05, -0xc6, -0x2c, -0x7a, -0xc0, -0xad, -0x60, -0x67, -0x47, -0xf4, -0xd5, -0xa9, -0x21, -0x73, -0x5b, -0xa1, -0x7f, -0x4f, -0x93, -0x76, -0x41, -0xac, -0x7c, -0x68, -0x7c, -0x30, -0x6d, -0x13, -0xca, -0xcd, -0xee, -0x32, -0xcb, -0x61, -0x7f, -0xe0, -0xe6, -0x69, -0x07, -0xa7, -0x54, -0xe7, -0x20, -0xd9, -0x00, -0x23, -0x4d, -0xcd, -0xc7, -0x7b, -0x9f, -0x33, -0xb1, -0x84, -0x08, -0x38, -0x98, -0x56, -0x88, -0x4e, -0x06, -0x53, -0x57, -0x52, -0x9c, -0xb2, -0xe7, -0x45, -0x8a, -0x0b, -0x5f, -0x30, -0xde, -0x1f, -0x72, -0xfa, -0x5e, -0xd2, -0xca, -0xdc, -0xe8, -0xab, -0xd5, -0xe9, -0x34, -0xd9, -0x95, -0xf4, -0xa1, -0x21, -0xff, -0xd1, -0xda, -0xfd, -0xc4, -0x82, -0x72, -0x04, -0xb2, -0x88, -0x64, -0x19, -0x3a, -0xf9, -0x16, -0x61, -0x37, -0xda, -0xdf, -0xb5, -0xe7, -0x24, -0x60, -0xf1, -0x06, -0x2e, -0x7b, -0xb3, -0xdd, -0x56, -0x47, -0x25, -0xe5, -0x59, -0xbf, -0xe5, -0xdd, -0xd5, -0x9a, -0xa9, -0x98, -0x86, -0x90, -0xe4, -0x57, -0xa8, -0x20, -0xfa, -0xd4, -0xb6, -0x9d, -0x8c, -0x70, -0x98, -0x20, -0xf5, -0x18, -0xbd, -0x99, -0x7c, -0x2a, -0x80, -0x8a, -0x5d, -0x0b, -0x51, -0x8c, -0x9c, -0x09, -0x54, -0x42, -0x17, -0xbf, -0x66, -0x0e, -0xcd, -0x4e, -0x94, -0x72, -0x2b, -0x87, -0x0e, -0xe7, -0xf4, -0x75, -0x60, -0xf5, -0xa5, -0x0b, -0x03, -0xc4, -0x6f, -0xf8, -0x94, -0x4a, -0xbd, -0x03, -0xfb, -0xb6, -0x80, -0xa3, -0xf7, -0x7a, -0x09, -0x4c, -0x34, -0x0b, -0xee, -0x51, -0xda, -0x4e, -0x29, -0x59, -0xdc, -0x4c, -0xd9, -0x0c, -0x61, -0x8f, -0xf8, -0xb6, -0xe4, -0xf7, -0x78, -0x95, -0x1e, -0x8e, -0x9f, -0x66, -0x22, -0x1f, -0x65, -0xf6, -0xf4, -0xee, -0x82, -0x45, -0xa3, -0x52, -0x1f, -0x23, -0x4b, -0x81, -0xf1, -0x75, -0x9c, -0xdb, -0xb9, -0x76, -0xaf, -0x5c, -0xa9, -0x15, -0x3d, -0x28, -0x10, -0xc9, -0x8c, -0x4f, -0x42, -0x95, -0x5a, -0x0e, -0x81, -0x5f, -0xe8, -0x96, -0x4f, -0x8f, -0x6c, -0x16, -0xd0, -0x41, -0x1c, -0x7b, -0x90, -0x3b, -0xf5, -0x51, -0x55, -0x82, -0x68, -0xc0, -0x78, -0xb0, -0x11, -0x49, -0x22, -0x8a, -0x98, -0x42, -0x8d, -0xe7, -0x70, -0x31, -0x36, -0xb9, -0x36, -0x12, -0x99, -0x86, -0x4c, -0x0b, -0x31, -0xd9, -0xa9, -0x7c, -0xbb, -0x2e, -0x7d, -0x9a, -0x9d, -0x14, -0x22, -0x0e, -0xfe, -0xd3, -0x72, -0xfd, -0x4d, -0x84, -0x2c, -0x5f, -0x49, -0x04, -0x6d, -0x52, -0x66, -0x7b, -0x46, -0x91, -0xec, -0xea, -0x93, -0x5e, -0x8e, -0xc8, -0x64, -0xaf, -0xf8, -0xe8, -0x0b, -0x7d, -0x77, -0xa8, -0x63, -0x2e, -0xad, -0xc5, -0xf7, -0xc5, -0xfe, -0x2b, -0x91, -0x82, -0x11, -0xd6, -0xbe, -0xf8, -0x3f, -0x32, -0x30, -0x67, -0x74, -0xff, -0x3a, -0x01, -0x0d, -0x2f, -0xce, -0x87, -0x7a, -0x85, -0xb6, -0xf4, -0xf0, -0x1d, -0x3f, -0x8e, -0x3d, -0x8e, -0x2f, -0xf0, -0x64, -0x72, -0x50, -0x68, -0x3d, -0x08, -0x64, -0xcb, -0xbe, -0xfd, -0x4c, -0x17, -0x73, -0xba, -0xa4, -0x1a, -0x05, -0x5b, -0x0f, -0x4a, -0x51, -0x1b, -0x2f, -0x58, -0x2d, -0x39, -0x7f, -0x2a, -0x2a, -0x77, -0xc8, -0x69, -0xa6, -0xd1, -0x1a, -0x84, -0xbc, -0xb7, -0x6e, -0x48, -0x62, -0x07, -0x9e, -0xe2, -0x91, -0x91, -0x44, -0x9c, -0xa4, -0xfc, -0xa4, -0xc0, -0x4b, -0x47, -0x30, -0x5a, -0x00, -0xf5, -0xbb, -0x3d, -0x6c, -0x5c, -0xed, -0xe3, -0x08, -0xa0, -0x94, -0xd6, -0x1b, -0xf7, -0xf8, -0xb5, -0xd0, -0x79, -0x75, -0xf7, -0x93, -0x77, -0xc7, -0x0c, -0x0e, -0xff, -0xbd, -0xde, -0xc6, -0xbb, -0x29, -0x51, -0x3a, -0x41, -0xbe, -0x2c, -0x7d, -0xe2, -0x54, -0x60, -0x54, -0xd1, -0x73, -0xa8, -0x6a, -0x53, -0xa5, -0x8e, -0xd6, -0xb7, -0x3b, -0xc6, -0x22, -0xba, -0x3b, -0x19, -0x23, -0xf2, -0xab, -0x2d, -0xa0, -0x1f, -0x57, -0x81, -0x7a, -0x89, -0x11, -0xef, -0x57, -0x5e, -0xf8, -0x3f, -0x8c, -0xf9, -0x85, -0xc1, -0xbb, -0xe2, -0x78, -0xa6, -0x66, -0xb2, -0x1b, -0xf6, -0xfe, -0x15, -0xb8, -0xc3, -0xbc, -0xb2, -0x32, -0x6b, -0x88, -0x7a, -0xe5, -0x18, -0x6e, -0x90, -0xb3, -0x63, -0xe4, -0x14, -0x35, -0x86, -0xe1, -0x76, -0x43, -0xd0, -0x35, -0x80, -0xbd, -0x90, -0x2a, -0x9f, -0x84, -0xa6, -0x24, -0xe2, -0x00, -0x14, -0xb3, -0x67, -0x66, -0x89, -0x77, -0xae, -0x61, -0xf4, -0x78, -0xfa, -0xab, -0xc4, -0xec, -0xfe, -0x97, -0x03, -0xed, -0xa2, -0x98, -0xa0, -0xad, -0x2e, -0x4f, -0xea, -0x82, -0x43, -0xf3, -0xee, -0x7a, -0xa4, -0xff, -0x48, -0x8f, -0xca, -0x9e, -0x09, -0xb5, -0xb9, -0xcc, -0x43, -0x61, -0xfe, -0xe8, -0xd2, -0x6d, -0x36, -0x75, -0xa5, -0xf3, -0x62, -0x27, -0xd9, -0xf9, -0xab, -0xea, -0x7e, -0x49, -0x97, -0x91, -0x63, -0x86, -0x4b, -0x42, -0x43, -0xa8, -0x76, -0xe8, -0xd9, -0x02, -0x1f, -0x6d, -0xff, -0x94, -0xfb, -0xc6, -0x91, -0x7e, -0x00, -0xad, -0xee, -0xb5, -0x92, -0x4d, -0x83, -0x87, -0x65, -0xa2, -0xff, -0xb5, -0x8e, -0x86, -0xd6, -0xcf, -0x08, -0xae, -0x5b, -0xcd, -0x8c, -0x09, -0xe0, -0xa3, -0x3b, -0x97, -0xdf, -0x4f, -0x54, -0x0f, -0x12, -0x71, -0xa6, -0xec, -0x9a, -0xde, -0xc6, -0xf6, -0xf5, -0x69, -0x2a, -0xdd, -0x76, -0x61, -0xd8, -0xf0, -0x71, -0x77, -0xec, -0x44, -0x51, -0x47, -0x8c, -0xb3, -0x05, -0x03, -0x07, -0xcd, -0x8d, -0x24, -0x9e, -0x54, -0x14, -0xc5, -0xa8, -0x97, -0x97, -0x47, -0x40, -0xdd, -0xab, -0x58, -0x76, -0xd7, -0xae, -0xf1, -0x7a, -0xba, -0xc8, -0xae, -0x13, -0x45, -0x6b, -0xd7, -0xbd, -0xa9, -0x1a, -0x12, -0x82, -0x61, -0xe6, -0x23, -0xb3, -0xf1, -0xc0, -0xf6, -0x33, -0x31, -0xc8, -0xbc, -0xcf, -0x31, -0xc8, -0xc9, -0xed, -0x8a, -0xc8, -0x05, -0xd7, -0xfc, -0x78, -0xd8, -0xf3, -0xb3, -0x9a, -0x57, -0x15, -0x65, -0x4a, -0x29, -0xc7, -0x4b, -0x27, -0xfe, -0x7e, -0xf9, -0xc0, -0x19, -0x32, -0xc1, -0xe1, -0xb2, -0xfa, -0x50, -0xd8, -0x8e, -0x75, -0x15, -0xc4, -0xc4, -0xdf, -0x49, -0x69, -0xdb, -0xfa, -0x62, -0x56, -0x40, -0x3c, -0xa9, -0xf2, -0xb1, -0x57, -0xc2, -0x07, -0x6d, -0x34, -0x94, -0x3a, -0xfb, -0xdd, -0xc3, -0x23, -0x1f, -0x71, -0xa7, -0x2d, -0x51, -0x24, -0xd7, -0xcb, -0x72, -0x3d, -0xd4, -0x30, -0x07, -0x91, -0x53, -0xb0, -0x9b, -0x09, -0x1a, -0x79, -0x86, -0x4d, -0x05, -0xcc, -0x1f, -0x09, -0x40, -0x39, -0xfd, -0xf7, -0x17, -0x66, -0x9f, -0x3a, -0xe9, -0xca, -0x97, -0x5c, -0xc6, -0xc8, -0xae, -0x49, -0x1a, -0xdc, -0xc0, -0x21, -0xd6, -0xf6, -0x47, -0x5f, -0x53, -0xe9, -0xfd, -0x46, -0x14, -0x86, -0x4d, -0xc1, -0xaf, -0x5c, -0xef, -0x00, -0x25, -0x0c, -0xc1, -0x1f, -0x40, -0xc9, -0x0a, -0xe6, -0x0e, -0xec, -0xa8, -0xf6, -0x95, -0x4f, -0x22, -0x36, -0x94, -0x19, -0xc1, -0x7f, -0x82, -0xa5, -0xb1, -0xfc, -0x75, -0x11, -0x1c, -0x4f, -0x27, -0xf3, -0x5b, -0xa9, -0xd2, -0xc2, -0x78, -0xed, -0x44, -0x64, -0x76, -0xcc, -0x29, -0x36, -0x13, -0x77, -0xbe, -0xe0, -0xbc, -0x1e, -0x47, -0x22, -0x5a, -0x92, -0xc3, -0x29, -0x51, -0xb5, -0xe1, -0x90, -0x07, -0xac, -0x1c, -0x33, -0xa0, -0x50, -0x6e, -0xd1, -0xa6, -0x8f, -0x0a, -0xe8, -0x11, -0x95, -0x0d, -0xfb, -0x69, -0x88, -0x1d, -0x8f, -0xde, -0x28, -0x4f, -0xaf, -0x5f, -0x8b, -0xb1, -0xc2, -0x7f, -0x0a, -0xc8, -0x5f, -0xe7, -0x9f, -0x13, -0x9d, -0xc7, -0x6b, -0x7f, -0x42, -0x53, -0x93, -0xc4, -0xd0, -0xe3, -0x3b, -0xc9, -0x39, -0x58, -0x7e, -0x89, -0x57, -0xe6, -0x61, -0x9c, -0xc6, -0xcc, -0x0d, -0x6d, -0xbd, -0x62, -0x69, -0x38, -0xc1, -0x20, -0x86, -0x56, -0x62, -0x59, -0xbd, -0x13, -0x7d, -0xb0, -0x56, -0x2e, -0xa8, -0x38, -0xf9, -0x1f, -0xb5, -0xdc, -0x9d, -0x8c, -0xa2, -0x06, -0xb0, -0x3c, -0x73, -0x84, -0x69, -0xbd, -0xfb, -0x16, -0x54, -0xe9, -0x19, -0xb7, -0x8e, -0x01, -0x23, -0xc0, -0xd2, -0x79, -0x9d, -0x2c, -0xde, -0x50, -0x18, -0xba, -0x0b, -0xf4, -0x4d, -0x16, -0x3b, -0x54, -0x26, -0x2e, -0x9b, -0x30, -0x22, -0x3f, -0x0f, -0x52, -0xcc, -0x74, -0xa2, -0x64, -0x0e, -0x3e, -0x4e, -0x10, -0x6d, -0x5d, -0xb7, -0x3d, -0xe7, -0x31, -0x97, -0x96, -0x19, -0xdc, -0x0e, -0xd5, -0x0b, -0xc3, -0x64, -0xf6, -0xd1, -0xe6, -0xdd, -0xd2, -0x21, -0x2f, -0xfd, -0x0d, -0xbb, -0xe8, -0x78, -0xec, -0x1f, -0xbe, -0x47, -0x69, -0x1d, -0x76, -0x6a, -0x65, -0x5c, -0x10, -0x2d, -0xdc, -0x54, -0x0f, -0xa5, -0x7f, -0x30, -0x06, -0x61, -0x60, -0xea, -0xae, -0xc3, -0x17, -0xb5, -0x1f, -0xcf, -0xbe, -0xa9, -0x62, -0x0a, -0x8b, -0x52, -0x85, -0xd2, -0x12, -0x73, -0x64, -0x7d, -0xbe, -0x84, -0xc0, -0xdc, -0x9b, -0xc6, -0x5a, -0x1a, -0x3b, -0xf4, -0x1b, -0xc0, -0x9c, -0x30, -0xca, -0x72, -0x57, -0xcc, -0xca, -0x6b, -0x45, -0x8e, -0xd3, -0xf1, -0x61, -0x55, -0xc0, -0xc2, -0x13, -0x08, -0x0c, -0x75, -0x0b, -0xbd, -0x8d, -0xe3, -0xa0, -0x76, -0x73, -0x66, -0x9a, -0x6f, -0xa1, -0x3c, -0x19, -0x12, -0x75, -0x1b, -0xa9, -0xc4, -0x0f, -0xbe, -0xbc, -0xbb, -0x09, -0x15, -0x4b, -0x3a, -0x8b, -0xc5, -0x45, -0x2e, -0x91, -0x1f, -0x02, -0xdb, -0xa4, -0x8b, -0x4f, -0xd9, -0xd2, -0xcd, -0x57, -0xdb, -0x59, -0x87, -0x10, -0xe7, -0xde, -0x22, -0xec, -0x2b, -0x48, -0xd3, -0x21, -0xc8, -0x15, -0xa3, -0x25, -0x31, -0xf0, -0x4f, -0xf1, -0x4b, -0x73, -0x73, -0x09, -0x67, -0x80, -0x3b, -0x86, -0xa2, -0xc4, -0x55, -0xd5, -0x89, -0x87, -0x9f, -0x43, -0x02, -0x0e, -0xe8, -0xcc, -0xa4, -0xd4, -0xc1, -0x3c, -0x84, -0x52, -0x6b, -0x0f, -0x53, -0x89, -0x04, -0x7d, -0xd0, -0xed, -0x83, -0x2f, -0x09, -0xc4, -0x3e, -0xd6, -0xb9, -0xd0, -0xa7, -0x13, -0x6b, -0x85, -0x99, -0x22, -0x6f, -0xca, -0x59, -0xa0, -0xdb, -0x71, -0x19, -0x1f, -0x37, -0x00, -0xe2, -0x7b, -0x46, -0x81, -0xd7, -0x8e, -0xdc, -0x35, -0x25, -0x0f, -0x8d, -0x14, -0xbd, -0xfb, -0x0e, -0x14, -0xbe, -0x15, -0x64, -0xa4, -0x55, -0xad, -0xc5, -0xa3, -0xd3, -0xef, -0x97, -0x2a, -0xa0, -0x42, -0xf7, -0xb4, -0x3e, -0xc1, -0x07, -0xff, -0x5c, -0xe6, -0x32, -0x54, -0x5b, -0x71, -0x32, -0x24, -0x82, -0x21, -0xf5, -0xff, -0x27, -0x1b, -0xbf, -0x21, -0x05, -0x50, -0x04, -0x89, -0x75, -0xa4, -0xdb, -0x46, -0x59, -0xfc, -0xc6, -0xe5, -0x06, -0xe6, -0x94, -0x28, -0x3e, -0x22, -0x6a, -0x23, -0x37, -0x4c, -0xc5, -0xa1, -0x88, -0xe3, -0xc1, -0x8e, -0x41, -0xd0, -0x01, -0x1b, -0x93, -0x26, -0xc8, -0x26, -0x78, -0x78, -0x77, -0x51, -0x59, -0x7c, -0x45, -0x0e, -0x8b, -0xa7, -0x99, -0xc3, -0x5e, -0xb8, -0xd5, -0x25, -0x78, -0x4b, -0xb0, -0xdd, -0x99, -0xc7, -0x9b, -0xfc, -0xb9, -0x00, -0x4e, -0x3a, -0x88, -0xbd, -0x94, -0xf2, -0x84, -0x79, -0x53, -0x44, -0x23, -0x7c, -0x17, -0x4b, -0xab, -0xed, -0xac, -0x86, -0x58, -0x1b, -0x94, -0x16, -0x8d, -0xe8, -0xb0, -0x55, -0x5e, -0x11, -0xc3, -0x10, -0x2d, -0x53, -0x7c, -0x70, -0xbc, -0xd6, -0x5b, -0x23, -0x3f, -0x8b, -0x57, -0x23, -0x8f, -0xf5, -0xdb, -0x84, -0x88, -0x82, -0x75, -0xb0, -0xa9, -0xc6, -0x90, -0x0a, -0xe7, -0x68, -0x5b, -0x23, -0xf0, -0x08, -0x46, -0x43, -0xe7, -0x66, -0x10, -0xb5, -0xe7, -0x02, -0xc8, -0x8c, -0x16, -0x5e, -0x0e, -0x21, -0xf8, -0xc5, -0xf9, -0xee -}}; - -/*---------------------------------------------------------------------------------------- - * P R O T O T Y P E S O F L O C A L F U N C T I O N S - *---------------------------------------------------------------------------------------- - */ - -/*---------------------------------------------------------------------------------------- - * E X P O R T E D F U N C T I O N S - *---------------------------------------------------------------------------------------- - */ diff --git a/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000029.c b/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000029.c new file mode 100644 index 0000000..83badc3 --- /dev/null +++ b/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000029.c @@ -0,0 +1,260 @@ +/* $NoKeywords:$ */ +/** + * @file + * + * AMD Family_14 Microcode patch. + * + * Fam14 Microcode Patch rev 05000029 for 5010 or equivalent. + * + * + */ +/* + ****************************************************************************** + * + * Copyright (c) 2013, Advanced Micro Devices, Inc. + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of Advanced Micro Devices, Inc. nor the names of + * its contributors may be used to endorse or promote products derived + * from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + ****************************************************************************** + */ +/*---------------------------------------------------------------------------------------- + * M O D U L E S U S E D + *---------------------------------------------------------------------------------------- + */ +#include "AGESA.h" +#include "cpuRegisters.h" +#include "cpuEarlyInit.h" + +/*---------------------------------------------------------------------------------------- + * D E F I N I T I O N S A N D M A C R O S + *---------------------------------------------------------------------------------------- + */ + +/*---------------------------------------------------------------------------------------- + * T Y P E D E F S A N D S T R U C T U R E S + *---------------------------------------------------------------------------------------- + */ + +// Encrypt Patch code 05000029 for 5010 and equivalent + +CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000029 = +{{ + 0x13, 0x20, 0x21, 0x01, 0x29, 0x00, 0x00, 0x05, + 0x01, 0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x10, 0x50, 0x00, 0x00, 0x00, 0xAA, 0xAA, 0xAA, + 0x0E, 0xAB, 0x99, 0xFE, 0xC0, 0x7C, 0x83, 0x1F, + 0xBB, 0x18, 0x59, 0x9E, 0xF8, 0xC1, 0xA6, 0x9E, + 0x64, 0xEC, 0x53, 0x29, 0x98, 0xD7, 0x25, 0x18, + 0xF1, 0x8D, 0x2D, 0xCB, 0x74, 0xED, 0x63, 0xD2, + 0xEF, 0xB0, 0xD5, 0x21, 0x31, 0x4D, 0x45, 0x1B, + 0xB5, 0x33, 0x72, 0xE6, 0x04, 0x32, 0x02, 0xBD, + 0x98, 0xD1, 0x99, 0x03, 0xFA, 0xE3, 0xE6, 0xBC, + 0xDF, 0x91, 0x65, 0x4D, 0xE0, 0xA0, 0x4E, 0x57, + 0x05, 0xA7, 0x91, 0x54, 0xD8, 0x96, 0x4C, 0x01, + 0x64, 0x49, 0x8A, 0x3C, 0x8A, 0xD8, 0x48, 0x04, + 0x9C, 0x9E, 0x33, 0xBE, 0xE4, 0xD8, 0x23, 0x05, + 0xDB, 0x42, 0x2B, 0xA8, 0x5A, 0x7B, 0x52, 0xF3, + 0xF4, 0x6A, 0xD4, 0x15, 0x5D, 0x03, 0x58, 0x98, + 0x10, 0x72, 0x73, 0x5B, 0x90, 0xBF, 0x40, 0x7B, + 0xB9, 0x80, 0xDC, 0xC8, 0x0C, 0xFB, 0xAE, 0xE3, + 0x52, 0xFA, 0x26, 0x08, 0x04, 0x13, 0x35, 0xC8, + 0x9D, 0x8B, 0x10, 0xBF, 0x60, 0x6B, 0x9B, 0xC0, + 0x97, 0xAF, 0x6F, 0x61, 0x1F, 0xB2, 0x62, 0xAF, + 0xC0, 0x06, 0x9A, 0xC5, 0x7E, 0xC1, 0xFF, 0xE9, + 0x16, 0x8D, 0xF2, 0x81, 0xA0, 0x6D, 0x39, 0x7E, + 0x74, 0x86, 0x4B, 0x5B, 0xA5, 0x48, 0xE7, 0x71, + 0x9F, 0x04, 0x84, 0xA1, 0xF2, 0x1E, 0x08, 0x5B, + 0x15, 0xAC, 0x1E, 0x32, 0xF8, 0xDC, 0xCD, 0x15, + 0x68, 0x3B, 0x06, 0xFA, 0x0A, 0x84, 0x99, 0xB1, + 0x8E, 0x49, 0x69, 0x83, 0xB0, 0x93, 0xC2, 0xA9, + 0x35, 0x4F, 0x80, 0x7F, 0x46, 0xC0, 0x6C, 0xA2, + 0xA2, 0xBB, 0xD4, 0x6F, 0x2C, 0x32, 0x54, 0xD2, + 0x91, 0xC7, 0x1E, 0x6D, 0xDF, 0xE2, 0xA2, 0xE1, + 0x69, 0x17, 0xC7, 0x8D, 0x85, 0xFB, 0x72, 0x3F, + 0xA8, 0x00, 0x08, 0x6A, 0xC2, 0xAC, 0x38, 0x9D, + 0x0B, 0xD1, 0xAE, 0x59, 0xFB, 0xE3, 0x00, 0xC1, + 0x39, 0x47, 0x73, 0x08, 0xB9, 0xA7, 0xD7, 0x1A, + 0x6C, 0x37, 0x07, 0x5F, 0xE8, 0x3F, 0x72, 0xAE, + 0x6D, 0x44, 0x2B, 0xE9, 0x10, 0x07, 0x97, 0x5D, + 0x2C, 0xFF, 0x16, 0x60, 0xF4, 0xE8, 0x80, 0x60, + 0x9F, 0x14, 0xF2, 0xED, 0x39, 0xE8, 0x60, 0xEC, + 0x24, 0xEE, 0xCE, 0xC0, 0xE5, 0x5A, 0x62, 0xCF, + 0x73, 0x1E, 0xDC, 0x20, 0x80, 0x7E, 0xAE, 0x3F, + 0xCF, 0x7C, 0x24, 0x7F, 0xCF, 0x45, 0x4F, 0x7F, + 0xFB, 0xB8, 0x1D, 0x37, 0x99, 0xCB, 0x5F, 0x79, + 0xC6, 0x1E, 0xF6, 0xB2, 0x83, 0x69, 0x57, 0x1D, + 0x81, 0xC7, 0xEA, 0x50, 0x58, 0x69, 0x26, 0xEC, + 0xE7, 0x31, 0x3F, 0x93, 0x90, 0x71, 0xB5, 0xB4, + 0x11, 0xC0, 0x19, 0x6E, 0x09, 0xA4, 0x01, 0x32, + 0x8D, 0xFE, 0x4A, 0x8C, 0x6C, 0xFB, 0xDD, 0xC2, + 0x06, 0x96, 0xD9, 0x5E, 0x0F, 0xD9, 0xB1, 0x6F, + 0x02, 0x0D, 0x8B, 0xEB, 0xCF, 0x94, 0x0B, 0xCA, + 0xEC, 0x21, 0x80, 0xFC, 0x83, 0x39, 0xA5, 0x18, + 0x27, 0xF3, 0x0D, 0x93, 0x58, 0xBD, 0x57, 0xE8, + 0x5D, 0xC7, 0x02, 0x4C, 0xAB, 0x79, 0x07, 0xDF, + 0x94, 0x8F, 0x1C, 0x99, 0x0F, 0x29, 0x96, 0x7F, + 0xDE, 0xFF, 0xC9, 0xC7, 0x15, 0xEC, 0x0E, 0x94, + 0x41, 0xF2, 0xA7, 0x2A, 0xB5, 0xE2, 0x1E, 0x41, + 0x05, 0x81, 0xDA, 0xFF, 0x0F, 0x1B, 0xCF, 0x61, + 0x75, 0xA8, 0x54, 0x62, 0xE4, 0xE9, 0x23, 0x9B, + 0x1A, 0xAE, 0x96, 0x37, 0x7C, 0x60, 0x18, 0xDE, + 0x76, 0x9A, 0x13, 0x8F, 0x0D, 0x67, 0xE7, 0x1B, + 0x5C, 0x14, 0xB8, 0x93, 0x64, 0x58, 0xE0, 0xCA, + 0xA8, 0x1D, 0x23, 0x67, 0x3A, 0x10, 0x1D, 0xA9, + 0xA2, 0x25, 0xA7, 0xFF, 0x5C, 0x91, 0x2D, 0xA4, + 0xD5, 0xE2, 0x65, 0x14, 0x58, 0xA8, 0x73, 0x76, + 0x26, 0xF0, 0xE5, 0xF8, 0xDB, 0xC6, 0xDA, 0x39, + 0xEE, 0xCC, 0x91, 0x57, 0x30, 0xC7, 0xE0, 0x9B, + 0xBA, 0x66, 0x53, 0x78, 0x07, 0xD2, 0xC1, 0x86, + 0x5B, 0xFD, 0xDA, 0x5F, 0xCF, 0x68, 0x62, 0x5D, + 0x18, 0x8B, 0xD2, 0x8A, 0x8D, 0x2A, 0x39, 0xA6, + 0x3D, 0x89, 0x8F, 0x65, 0x64, 0xE6, 0xD4, 0x5B, + 0x4D, 0x82, 0xDD, 0x80, 0xAA, 0x10, 0x5C, 0x0B, + 0x55, 0x68, 0x3D, 0x35, 0xDC, 0x0B, 0xF4, 0x18, + 0xBC, 0xC8, 0x48, 0x29, 0x08, 0x7A, 0x03, 0x14, + 0x32, 0xCB, 0x42, 0xCA, 0x6F, 0x1D, 0x3D, 0x53, + 0x3D, 0x7F, 0xC3, 0x96, 0x16, 0x3B, 0xB7, 0x40, + 0x98, 0xEE, 0xC6, 0x55, 0xC0, 0x02, 0x3E, 0xAE, + 0x0D, 0x99, 0x60, 0xC6, 0xF7, 0x0A, 0x43, 0xB4, + 0xF9, 0x1B, 0x5F, 0xEF, 0x6B, 0x5D, 0xED, 0x29, + 0xE1, 0x70, 0xF7, 0x92, 0x11, 0x01, 0xB6, 0x56, + 0xEF, 0xBD, 0x31, 0x55, 0xC1, 0xFC, 0xF8, 0xE4, + 0xFC, 0x37, 0x6E, 0xE6, 0x29, 0x25, 0xB3, 0x8D, + 0x50, 0x9B, 0x17, 0xE3, 0x24, 0x46, 0x2B, 0x70, + 0xF0, 0xD9, 0x2C, 0x70, 0x0C, 0xA0, 0x48, 0x4A, + 0x55, 0x3D, 0xB1, 0x2F, 0xEC, 0xC2, 0x0C, 0x36, + 0x3B, 0x36, 0x7F, 0x1D, 0xC3, 0x4C, 0xF5, 0xB7, + 0x88, 0x33, 0x40, 0x84, 0x99, 0x07, 0x84, 0x1E, + 0x20, 0x09, 0x98, 0x9F, 0x4A, 0x99, 0xFE, 0x88, + 0xB1, 0xE1, 0x7F, 0xED, 0xCF, 0x54, 0x4B, 0x3C, + 0xBF, 0x97, 0x46, 0x39, 0x0B, 0x8C, 0xCA, 0xA7, + 0xB5, 0x93, 0x5D, 0x65, 0xFF, 0x30, 0xFB, 0xDB, + 0x98, 0x94, 0x99, 0xE0, 0xE0, 0xD5, 0xFA, 0xF6, + 0xB3, 0xEC, 0x94, 0x5F, 0x78, 0x13, 0x5A, 0x3E, + 0x21, 0x2D, 0x76, 0xBC, 0xEF, 0xED, 0x94, 0x01, + 0xC5, 0x22, 0x6E, 0xD3, 0x77, 0x67, 0x81, 0xAD, + 0x63, 0xB4, 0x32, 0x8D, 0x50, 0x84, 0xCE, 0xF2, + 0xDD, 0xE4, 0xCF, 0xF7, 0xDF, 0x18, 0x9A, 0x03, + 0x24, 0x01, 0xA6, 0x9B, 0xF6, 0x5A, 0xD0, 0x15, + 0x9B, 0x80, 0x5A, 0x6E, 0x46, 0x1F, 0x60, 0x9F, + 0xE6, 0x71, 0xE3, 0x58, 0xFF, 0x8D, 0x6D, 0xC6, + 0x9D, 0x5E, 0x3A, 0x20, 0x08, 0x0C, 0x26, 0x18, + 0x51, 0xE2, 0xF8, 0x76, 0xC8, 0xD3, 0xDC, 0x41, + 0x82, 0x52, 0x7B, 0x69, 0x2A, 0x95, 0xCA, 0xD4, + 0x0A, 0x99, 0x2A, 0x73, 0xDD, 0xCB, 0xAC, 0x68, + 0xCF, 0xD6, 0x1B, 0x53, 0x0E, 0xA9, 0x08, 0x58, + 0x95, 0x7C, 0xF7, 0xEF, 0x45, 0x1F, 0x1B, 0x61, + 0x5D, 0x3D, 0xB7, 0xEB, 0x45, 0x74, 0x01, 0x0A, + 0xF2, 0x1D, 0x2C, 0xBF, 0x99, 0xF5, 0x9A, 0x5D, + 0x5E, 0xED, 0x4F, 0xC7, 0x79, 0x8B, 0x49, 0xEC, + 0x8D, 0x8B, 0xD3, 0xF0, 0x3C, 0xF5, 0xDA, 0x8C, + 0xAF, 0xAD, 0x72, 0xB7, 0x8D, 0x30, 0xDC, 0x9C, + 0x3C, 0x76, 0x17, 0x8A, 0xA7, 0x02, 0xF5, 0x01, + 0xBA, 0xBA, 0xF0, 0x71, 0x03, 0x6D, 0xEA, 0x13, + 0x8D, 0xF1, 0x6C, 0x3E, 0xE3, 0xB3, 0x0E, 0x1B, + 0x98, 0x60, 0x8A, 0xAD, 0xD8, 0x55, 0x25, 0x7F, + 0xE0, 0x00, 0x58, 0x21, 0x20, 0xA4, 0x2D, 0x83, + 0xAA, 0x39, 0x9A, 0x70, 0xBD, 0x9D, 0x4F, 0x6C, + 0xB2, 0x21, 0x2C, 0xB7, 0x75, 0xA5, 0xA5, 0xEC, + 0xB1, 0x5A, 0xFE, 0x91, 0x49, 0xD0, 0x90, 0x02, + 0xBB, 0x2E, 0xC4, 0xB4, 0x73, 0x58, 0x49, 0x53, + 0x31, 0xEB, 0x58, 0x66, 0xE2, 0xD2, 0x0D, 0xD2, + 0x9F, 0x7D, 0x9B, 0x4D, 0xA6, 0x72, 0x2A, 0xE4, + 0x04, 0xF0, 0x53, 0xF5, 0xDD, 0x8F, 0x8D, 0x0A, + 0xD0, 0xD3, 0xBA, 0xAA, 0x2F, 0x2E, 0xD1, 0x7A, + 0xED, 0xAD, 0x48, 0x21, 0xA7, 0x1E, 0xC9, 0x4F, + 0xF2, 0xE4, 0xAF, 0x62, 0x1D, 0x91, 0xB9, 0x9D, + 0xEA, 0x0F, 0x69, 0x23, 0x55, 0x99, 0xF0, 0xD2, + 0x92, 0xD8, 0x20, 0xC0, 0xBC, 0x75, 0xA7, 0x83, + 0x5B, 0x6F, 0x4A, 0x2F, 0xA8, 0x35, 0x2B, 0xC3, + 0xBA, 0xFB, 0x9B, 0xB9, 0x11, 0xF7, 0x8E, 0xF5, + 0x0E, 0x9B, 0x51, 0xB7, 0xFB, 0x59, 0x63, 0x17, + 0x37, 0x5A, 0x7E, 0x20, 0xAF, 0x97, 0xAD, 0x61, + 0xA0, 0xFA, 0xFC, 0x95, 0x56, 0xD9, 0x08, 0x34, + 0x76, 0xEF, 0xE9, 0xA1, 0x06, 0xB5, 0xEA, 0xC5, + 0xDE, 0x7F, 0xE6, 0xBC, 0x9E, 0x2A, 0x51, 0x4D, + 0x9C, 0x42, 0x96, 0x3F, 0xAF, 0xA5, 0x49, 0x78, + 0x9E, 0xF1, 0xFD, 0x2A, 0xD4, 0x3D, 0xA7, 0x6B, + 0x9F, 0xDF, 0x37, 0x7A, 0xAB, 0x99, 0x00, 0xE2, + 0xA1, 0x9C, 0xDB, 0x54, 0x8F, 0xF2, 0xBB, 0x1B, + 0x7F, 0x28, 0x84, 0x20, 0x65, 0xD5, 0x2A, 0xA6, + 0x0D, 0x62, 0x4F, 0x2D, 0xF0, 0xAF, 0x40, 0xFD, + 0x2E, 0xB1, 0x72, 0xCD, 0x1D, 0x9A, 0xC4, 0x71, + 0xFD, 0x4B, 0xB6, 0x5B, 0x13, 0xDB, 0x78, 0xDD, + 0x79, 0xC6, 0x05, 0x22, 0x14, 0x98, 0xD5, 0x10, + 0xC5, 0x5A, 0xBE, 0x11, 0xD6, 0xC1, 0x4B, 0x39, + 0xD1, 0x88, 0x80, 0x79, 0x86, 0xDD, 0x1F, 0x54, + 0x87, 0x96, 0x3E, 0xDE, 0x43, 0x25, 0xB2, 0xA6, + 0x6E, 0xD0, 0xA4, 0x69, 0x67, 0x33, 0xE1, 0xD9, + 0x24, 0xFB, 0x67, 0xD0, 0xC9, 0x4F, 0xB4, 0x3E, + 0x48, 0x66, 0x42, 0x64, 0x42, 0xB6, 0x49, 0x99, + 0x0F, 0x4D, 0xCD, 0xC8, 0x1B, 0x0E, 0x1B, 0x47, + 0x8C, 0x57, 0x2A, 0x02, 0xBA, 0x43, 0x53, 0x74, + 0xD8, 0x74, 0x28, 0x05, 0x03, 0x16, 0x1D, 0x73, + 0x2F, 0x22, 0x0B, 0xA4, 0xFB, 0xBC, 0xE3, 0x11, + 0xCA, 0xAF, 0x90, 0x1F, 0xA8, 0x67, 0xE1, 0xA1, + 0x28, 0x68, 0xA5, 0x9D, 0x32, 0x85, 0xB3, 0x53, + 0x5E, 0x7A, 0xF4, 0xE8, 0xB1, 0x96, 0xCF, 0xB8, + 0xAA, 0x18, 0x7C, 0xEB, 0xF9, 0x33, 0x3E, 0x95, + 0xF6, 0xFC, 0x9A, 0x5A, 0xAC, 0x60, 0x9F, 0xC9, + 0xB8, 0x6D, 0xA2, 0x77, 0xFA, 0x64, 0xBA, 0x7B, + 0xB5, 0x4D, 0x60, 0x49, 0xE3, 0x28, 0x04, 0x7C, + 0xAD, 0xA1, 0xA3, 0xB6, 0x54, 0xB4, 0xAE, 0xAE, + 0x0E, 0xA7, 0x83, 0x48, 0x64, 0xB0, 0x52, 0x5B, + 0x12, 0xBE, 0x36, 0x72, 0x8C, 0xAC, 0x5D, 0x30, + 0x5C, 0xC2, 0x0F, 0x5A, 0x92, 0x95, 0x34, 0xC4, + 0x66, 0xFF, 0x5B, 0x32, 0x97, 0x07, 0xE7, 0x06, + 0x5B, 0x10, 0x1D, 0xF9, 0xA7, 0xDA, 0x87, 0xFD, + 0x76, 0x79, 0xF5, 0xD1, 0xE7, 0xE8, 0xA0, 0x03, + 0x59, 0x70, 0xE4, 0x1A, 0x34, 0x73, 0xAA, 0xB0, + 0x6A, 0x81, 0xC8, 0x24, 0x32, 0x48, 0x9E, 0x13, + 0x3A, 0xFB, 0x03, 0xF3, 0xFF, 0x72, 0x4F, 0xD5, + 0xC6, 0xE5, 0xDD, 0xCA, 0x6F, 0x37, 0xB4, 0x67, + 0x77, 0x40, 0x8F, 0x2F, 0xFE, 0xF0, 0x61, 0xE0, + 0x94, 0x45, 0x0E, 0x53, 0x9A, 0xC5, 0xC1, 0x8E, + 0xA1, 0xA6, 0x73, 0xD3, 0xF4, 0x73, 0x18, 0xDC, + 0xB1, 0xF3, 0xB7, 0x9B, 0xF5, 0xFF, 0x50, 0x61, + 0x27, 0xD5, 0x72, 0xED, 0x64, 0x9D, 0x08, 0x84, + 0x5F, 0x6E, 0x7F, 0x6E, 0xDF, 0x77, 0x0C, 0xC0, + 0x19, 0xDB, 0x77, 0x54, 0x00, 0x68, 0xF8, 0xA8, + 0x66, 0xF8, 0x3E, 0xE6, 0x26, 0x32, 0x32, 0xE9, + 0xB0, 0xB7, 0x74, 0xFD, 0xD8, 0x58, 0x58, 0x69, + 0xB0, 0x1E, 0xD3, 0x65, 0x70, 0x23, 0x79, 0x9E, + 0xD9, 0x34, 0x84, 0xEB, 0xB9, 0xE4, 0x49, 0xB9, + 0xF4, 0x31, 0x05, 0x31, 0x27, 0xF0, 0x80, 0x1F, + 0xBE, 0xD5, 0x5F, 0x1F, 0x17, 0x9D, 0x0C, 0x7B, + 0x94, 0x3E, 0x63, 0x4C, 0xF9, 0x2F, 0x76, 0xB3, + 0xC1, 0xEF, 0x34, 0x20, 0xA4, 0x4B, 0x5A, 0x29, + 0xAA, 0x40, 0xA9, 0x0C, 0xF2, 0x24, 0x27, 0xE8, + 0xF1, 0xBF, 0xDA, 0x79, 0x75, 0x75, 0xE6, 0xA1, + 0xAB, 0xD3, 0xB5, 0xCD, 0xEA, 0x1E, 0x6A, 0x9D, + 0x74, 0x15, 0x77, 0x8D, 0x7A, 0x5B, 0xDA, 0x2F, + 0x76, 0x7E, 0xE9, 0xFE, 0xEA, 0x88, 0x22, 0x35, + 0x94, 0x60, 0x31, 0x3D, 0xA9, 0x83, 0x31, 0xBB, + 0x3E, 0xEE, 0x97, 0x21, 0x0B, 0x1D, 0x76, 0x6D, + 0x00, 0x9A, 0x45, 0x60, 0x7E, 0x79, 0xED, 0x70, + 0x8C, 0xB1, 0xA2, 0xA1, 0xC0, 0x63, 0x37, 0x5D +}}; + diff --git a/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000101.c b/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000101.c deleted file mode 100644 index fb8edf2..0000000 --- a/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000101.c +++ /dev/null @@ -1,1645 +0,0 @@ -/* $NoKeywords:$ */ -/** - * @file - * - * AMD Family_14 Microcode patch. - * - * Fam14 Microcode Patch rev 05000101 for 5020 or equivalent. - * - * @xrefitem bom "File Content Label" "Release Content" - * @e project: AGESA - * @e sub-project: CPU/FAMILY/0x14 - * @e \$Revision: 37850 $ @e \$Date: 2010-09-13 18:09:57 -0400 (Mon, 13 Sep 2010) $ - * - */ -/* - ****************************************************************************** - * - * Copyright (c) 2011, Advanced Micro Devices, Inc. - * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without - * modification, are permitted provided that the following conditions are met: - * * Redistributions of source code must retain the above copyright - * notice, this list of conditions and the following disclaimer. - * * Redistributions in binary form must reproduce the above copyright - * notice, this list of conditions and the following disclaimer in the - * documentation and/or other materials provided with the distribution. - * * Neither the name of Advanced Micro Devices, Inc. nor the names of - * its contributors may be used to endorse or promote products derived - * from this software without specific prior written permission. - * - * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND - * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED - * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE - * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY - * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES - * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; - * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND - * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS - * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. - * - ****************************************************************************** - */ -/*---------------------------------------------------------------------------------------- - * M O D U L E S U S E D - *---------------------------------------------------------------------------------------- - */ -#include "AGESA.h" -#include "cpuRegisters.h" -#include "cpuEarlyInit.h" - -/*---------------------------------------------------------------------------------------- - * D E F I N I T I O N S A N D M A C R O S - *---------------------------------------------------------------------------------------- - */ - -/*---------------------------------------------------------------------------------------- - * T Y P E D E F S A N D S T R U C T U R E S - *---------------------------------------------------------------------------------------- - */ - -// Encrypt Patch code 05000101 for 5020 and equivalent - -CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000101 = -{{ - 0x11, - 0x20, - 0x06, - 0x04, - 0x01, - 0x01, - 0x00, - 0x05, - 0x01, - 0x80, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x00, - 0x20, - 0x50, - 0x00, - 0x00, - 0x00, - 0xaa, - 0xaa, - 0xaa, - 0x01, - 0xe9, - 0xee, - 0x42, - 0x6b, - 0x45, - 0xbd, - 0xcf, - 0x76, - 0xf0, - 0x6d, - 0x38, - 0xf1, - 0x7e, - 0x5e, - 0xb7, - 0x22, - 0x7d, - 0xdb, - 0x04, - 0xff, - 0xa4, - 0xb6, - 0x6c, - 0x5d, - 0x03, - 0x3d, - 0x35, - 0x7d, - 0x41, - 0x02, - 0x97, - 0x28, - 0xc9, - 0x02, - 0xd6, - 0x84, - 0xb6, - 0x3d, - 0xe6, - 0x2f, - 0x30, - 0x3f, - 0xc6, - 0x8c, - 0x5a, - 0xe3, - 0xbf, - 0x50, - 0x92, - 0xd7, - 0x1c, - 0x86, - 0xde, - 0xb9, - 0x48, - 0x63, - 0x02, - 0xa2, - 0xe6, - 0x80, - 0x7a, - 0x73, - 0x4f, - 0xe8, - 0xf7, - 0xee, - 0x3c, - 0xfc, - 0x8c, - 0xf3, - 0x9b, - 0x34, - 0x84, - 0x37, - 0x99, - 0x4a, - 0x8b, - 0x7d, - 0xbb, - 0xa8, - 0x30, - 0xf0, - 0x2f, - 0xad, - 0xac, - 0x74, - 0x14, - 0x18, - 0xa6, - 0x49, - 0x70, - 0x2d, - 0x75, - 0xe1, - 0x7e, - 0x97, - 0xa6, - 0xd6, - 0xc0, - 0xc7, - 0x7d, - 0x4f, - 0x1a, - 0x69, - 0xbf, - 0xb6, - 0xd5, - 0x5e, - 0xb8, - 0x66, - 0x63, - 0xd7, - 0xed, - 0x5c, - 0x07, - 0x02, - 0xb7, - 0x9e, - 0xc8, - 0x41, - 0x19, - 0x1f, - 0x72, - 0x02, - 0x5c, - 0xa7, - 0x58, - 0xd2, - 0x30, - 0x42, - 0x54, - 0x4f, - 0xd4, - 0xc7, - 0xc7, - 0x5e, - 0x35, - 0x5e, - 0x79, - 0x9a, - 0x82, - 0x31, - 0xa9, - 0xe3, - 0x56, - 0x15, - 0x63, - 0x29, - 0xe6, - 0xfc, - 0x8a, - 0xa6, - 0x50, - 0x9b, - 0xec, - 0xe1, - 0x1c, - 0x1d, - 0xef, - 0xcb, - 0x6f, - 0x08, - 0x4d, - 0x8a, - 0x5e, - 0xa8, - 0xb6, - 0x97, - 0x6c, - 0x97, - 0x32, - 0x0b, - 0x8a, - 0x26, - 0x44, - 0xce, - 0xdd, - 0xbb, - 0xdd, - 0xa3, - 0x53, - 0xc1, - 0x22, - 0xfd, - 0xf6, - 0xb2, - 0x5b, - 0x94, - 0x6e, - 0x47, - 0x48, - 0xae, - 0xc8, - 0xfb, - 0x5d, - 0x43, - 0x29, - 0xd2, - 0x37, - 0xd6, - 0xc0, - 0x3c, - 0x00, - 0xb0, - 0x8f, - 0xa7, - 0x4b, - 0x9d, - 0x33, - 0xb3, - 0x17, - 0xfb, - 0x12, - 0x0e, - 0x52, - 0xe3, - 0xd5, - 0xfe, - 0xf9, - 0xf4, - 0x25, - 0xf3, - 0x91, - 0xe1, - 0x9a, - 0x26, - 0x5a, - 0x47, - 0xfe, - 0xb9, - 0xb8, - 0xc9, - 0x12, - 0x74, - 0xca, - 0x50, - 0x54, - 0x1e, - 0x57, - 0x39, - 0x40, - 0xec, - 0x5e, - 0x71, - 0x07, - 0xc4, - 0x72, - 0x58, - 0xb1, - 0xb8, - 0xf9, - 0x30, - 0x39, - 0x77, - 0x8b, - 0x7c, - 0xaf, - 0x08, - 0xdf, - 0x27, - 0xae, - 0x42, - 0xe7, - 0x45, - 0xf0, - 0x05, - 0x9a, - 0xfa, - 0x30, - 0x3f, - 0xaf, - 0x8b, - 0xf0, - 0xcf, - 0xab, - 0x48, - 0x96, - 0x65, - 0x8e, - 0xde, - 0x3f, - 0x9f, - 0x65, - 0x42, - 0x96, - 0x6a, - 0x19, - 0xb6, - 0xb9, - 0xd5, - 0x53, - 0x0c, - 0x21, - 0xe9, - 0xd7, - 0xf6, - 0xd1, - 0xc8, - 0x59, - 0x17, - 0xdb, - 0x77, - 0x91, - 0x19, - 0xb9, - 0xb9, - 0xb6, - 0x3a, - 0x65, - 0xbe, - 0x65, - 0x79, - 0x77, - 0x83, - 0xc4, - 0x9f, - 0xae, - 0xc5, - 0x76, - 0x29, - 0x39, - 0x44, - 0x2f, - 0x06, - 0x6d, - 0x08, - 0xbb, - 0x33, - 0x27, - 0x4e, - 0x50, - 0x43, - 0x9f, - 0x88, - 0x28, - 0xb6, - 0x57, - 0x8e, - 0x53, - 0x15, - 0x20, - 0xb0, - 0xf8, - 0x78, - 0x24, - 0x32, - 0xf8, - 0xf7, - 0x45, - 0x4b, - 0x05, - 0xa4, - 0xe0, - 0xbe, - 0xfe, - 0xc5, - 0x70, - 0xd3, - 0xbe, - 0x70, - 0xd7, - 0xa2, - 0xf6, - 0x33, - 0x4f, - 0x57, - 0x34, - 0xbc, - 0x36, - 0x3e, - 0x78, - 0x92, - 0xfc, - 0xcd, - 0x4e, - 0xe0, - 0x64, - 0x69, - 0x4f, - 0x49, - 0x07, - 0x07, - 0x32, - 0xba, - 0x52, - 0x01, - 0xcb, - 0xb7, - 0x8f, - 0x92, - 0x4c, - 0x0f, - 0x6d, - 0x27, - 0x8c, - 0x9c, - 0x0a, - 0x53, - 0x5d, - 0x70, - 0xd8, - 0xb2, - 0x2f, - 0xe5, - 0x42, - 0x10, - 0x0f, - 0x71, - 0x90, - 0x71, - 0xea, - 0x9c, - 0x3d, - 0xa4, - 0x7f, - 0x1a, - 0xcc, - 0x1b, - 0xd3, - 0x75, - 0x6f, - 0x3a, - 0xaa, - 0xa7, - 0xaf, - 0x97, - 0x2c, - 0xf4, - 0x16, - 0x03, - 0xe0, - 0x0c, - 0xfc, - 0xe8, - 0x8b, - 0x42, - 0x5f, - 0x4e, - 0x6b, - 0xc1, - 0x99, - 0x4a, - 0x7f, - 0x50, - 0x45, - 0x81, - 0x51, - 0x2c, - 0xab, - 0x1e, - 0x90, - 0x78, - 0xf5, - 0xb5, - 0x41, - 0xf0, - 0x9d, - 0xd1, - 0x7e, - 0x98, - 0x16, - 0x66, - 0xba, - 0xa3, - 0xa3, - 0xf5, - 0x69, - 0xa3, - 0x5d, - 0x64, - 0x2d, - 0x1f, - 0x07, - 0x5a, - 0x84, - 0x62, - 0x6d, - 0xa2, - 0xa7, - 0xbb, - 0x12, - 0x18, - 0x33, - 0x17, - 0x57, - 0x5f, - 0x0a, - 0x11, - 0x6a, - 0x39, - 0x61, - 0x9f, - 0x77, - 0x9e, - 0xcc, - 0xe6, - 0x74, - 0xee, - 0x42, - 0x16, - 0x34, - 0xf0, - 0x22, - 0xe5, - 0xf6, - 0xef, - 0xc7, - 0xfe, - 0x40, - 0xed, - 0xbd, - 0xa6, - 0xe4, - 0x38, - 0x5a, - 0x46, - 0x98, - 0x63, - 0x24, - 0xac, - 0x1a, - 0x42, - 0x04, - 0x50, - 0x92, - 0x77, - 0x22, - 0x8e, - 0xfc, - 0x25, - 0xcc, - 0x70, - 0x9c, - 0x47, - 0x79, - 0xca, - 0x98, - 0x58, - 0x27, - 0x21, - 0x99, - 0x93, - 0x13, - 0xdd, - 0x0b, - 0xe1, - 0x1f, - 0xd3, - 0x9b, - 0x71, - 0xe2, - 0xac, - 0xd5, - 0x04, - 0xf2, - 0x99, - 0x0e, - 0x02, - 0x40, - 0x59, - 0xff, - 0x0b, - 0x80, - 0x3f, - 0x44, - 0x3e, - 0xd1, - 0xc7, - 0x53, - 0x0b, - 0x49, - 0x47, - 0xc4, - 0xdf, - 0x98, - 0x4b, - 0xc9, - 0x64, - 0xd2, - 0x2e, - 0xfd, - 0x3e, - 0x29, - 0xa3, - 0xea, - 0x9a, - 0x61, - 0xee, - 0xac, - 0xc2, - 0x01, - 0x37, - 0x81, - 0x25, - 0x9f, - 0x52, - 0x61, - 0x63, - 0xf7, - 0xbe, - 0x9d, - 0x6c, - 0x53, - 0x22, - 0xcb, - 0x28, - 0xba, - 0xcb, - 0xc1, - 0xc2, - 0xf9, - 0x37, - 0xa2, - 0xd9, - 0xdc, - 0x72, - 0x10, - 0xf7, - 0xea, - 0xf4, - 0x00, - 0x8d, - 0xc4, - 0xfd, - 0xe2, - 0x53, - 0xf3, - 0xe9, - 0x2c, - 0xa6, - 0x84, - 0xe9, - 0xf8, - 0xdf, - 0xe8, - 0xcf, - 0xed, - 0xce, - 0x8b, - 0xc9, - 0xef, - 0x8f, - 0xcf, - 0x17, - 0xe2, - 0x13, - 0xa4, - 0xfa, - 0x82, - 0xb8, - 0x9b, - 0x9e, - 0xd3, - 0x14, - 0xed, - 0x33, - 0x67, - 0xdc, - 0x88, - 0x4e, - 0x46, - 0x3d, - 0xe1, - 0x1a, - 0xe7, - 0x18, - 0xd8, - 0xe9, - 0xc1, - 0xe3, - 0x71, - 0x3a, - 0x10, - 0x9e, - 0x47, - 0xa9, - 0x27, - 0xfe, - 0x7e, - 0x9f, - 0x06, - 0x55, - 0x1b, - 0xa2, - 0xbd, - 0x40, - 0xc3, - 0xc8, - 0x6b, - 0xe3, - 0x4b, - 0xff, - 0x95, - 0x73, - 0xeb, - 0xff, - 0xe9, - 0x26, - 0xc6, - 0x5a, - 0x2f, - 0xc4, - 0x5e, - 0x45, - 0xf4, - 0xd9, - 0x4e, - 0x88, - 0x0a, - 0xaf, - 0x29, - 0xfb, - 0x09, - 0x29, - 0xe5, - 0x86, - 0xb7, - 0x87, - 0x5f, - 0xea, - 0x4b, - 0xc4, - 0x42, - 0x88, - 0x3b, - 0xfc, - 0x34, - 0x57, - 0x3d, - 0xf4, - 0xef, - 0xee, - 0x14, - 0x28, - 0x7b, - 0x6c, - 0x05, - 0x41, - 0xe9, - 0x28, - 0xd8, - 0xd5, - 0xba, - 0x71, - 0x7a, - 0x52, - 0x89, - 0x2f, - 0x86, - 0x38, - 0x32, - 0x9f, - 0xbd, - 0x3c, - 0xa0, - 0x89, - 0x5c, - 0xb5, - 0x8d, - 0xb9, - 0x90, - 0x6c, - 0xb2, - 0xd5, - 0x59, - 0x73, - 0xa4, - 0x30, - 0xa9, - 0xf3, - 0x58, - 0xfb, - 0xc6, - 0x3c, - 0x0b, - 0x45, - 0xac, - 0x7d, - 0x72, - 0x32, - 0xa6, - 0x30, - 0x76, - 0x3a, - 0xde, - 0xf6, - 0x98, - 0xfc, - 0xca, - 0x69, - 0xbf, - 0xa9, - 0xf0, - 0x17, - 0x7a, - 0xc4, - 0x54, - 0x49, - 0x8e, - 0x91, - 0xa6, - 0x59, - 0xab, - 0x2b, - 0x84, - 0xb3, - 0x90, - 0xab, - 0xf8, - 0xf0, - 0x7d, - 0x6d, - 0xa3, - 0x33, - 0xb5, - 0x7d, - 0xe0, - 0x4b, - 0x9e, - 0x39, - 0x67, - 0x92, - 0x1a, - 0x56, - 0xa9, - 0x9c, - 0x95, - 0x34, - 0xd7, - 0x1d, - 0x0b, - 0x45, - 0x9d, - 0xa5, - 0x82, - 0x39, - 0x36, - 0x35, - 0x31, - 0xe3, - 0x73, - 0xf7, - 0x79, - 0xda, - 0x0b, - 0x0d, - 0xea, - 0x6b, - 0x8a, - 0xff, - 0xc0, - 0x2a, - 0x3f, - 0x7a, - 0x9c, - 0x9e, - 0xbd, - 0x53, - 0x65, - 0x1c, - 0x8c, - 0xed, - 0xb5, - 0x45, - 0x85, - 0xa4, - 0xfb, - 0xa9, - 0xb0, - 0xf3, - 0x3c, - 0xe5, - 0xc2, - 0xb5, - 0xb0, - 0xf2, - 0x7f, - 0xf1, - 0x2d, - 0xa1, - 0xe7, - 0x2f, - 0xa3, - 0x67, - 0xf4, - 0xd6, - 0x4b, - 0xa7, - 0xb5, - 0xb9, - 0xc3, - 0x28, - 0x80, - 0x52, - 0xd2, - 0x44, - 0x18, - 0x20, - 0xca, - 0x58, - 0x74, - 0x11, - 0x23, - 0x53, - 0x79, - 0x10, - 0xd5, - 0xf3, - 0x85, - 0xda, - 0x31, - 0x1c, - 0x4e, - 0x42, - 0x6c, - 0x16, - 0x9f, - 0x4d, - 0xfa, - 0x2d, - 0x24, - 0x26, - 0xcd, - 0xc1, - 0x74, - 0x3c, - 0x06, - 0xe0, - 0x1d, - 0xcf, - 0xee, - 0x55, - 0x6a, - 0xa2, - 0x23, - 0x00, - 0x0a, - 0x69, - 0x4a, - 0x9a, - 0xd1, - 0x58, - 0xfe, - 0xe3, - 0x25, - 0x13, - 0xef, - 0xde, - 0x87, - 0x5b, - 0x25, - 0xa9, - 0xba, - 0x3b, - 0x9d, - 0xd0, - 0xb2, - 0xbb, - 0xc4, - 0x17, - 0x72, - 0xe4, - 0xeb, - 0x02, - 0x8f, - 0x08, - 0x4a, - 0x57, - 0xee, - 0x58, - 0x3f, - 0x7a, - 0x24, - 0xef, - 0x8b, - 0xe3, - 0xbb, - 0xeb, - 0x7b, - 0x5a, - 0x02, - 0x24, - 0x74, - 0xfb, - 0xe1, - 0x03, - 0xe4, - 0x8c, - 0x3e, - 0x7b, - 0xe8, - 0x5f, - 0x38, - 0x0d, - 0x78, - 0x3d, - 0x89, - 0xff, - 0xa6, - 0x17, - 0xb0, - 0xdd, - 0x80, - 0x3b, - 0x60, - 0x62, - 0x81, - 0x7b, - 0x55, - 0xc7, - 0xc6, - 0x69, - 0xda, - 0xf7, - 0x17, - 0xa3, - 0x2f, - 0xf9, - 0x00, - 0x77, - 0x4b, - 0x3f, - 0xfd, - 0x94, - 0x08, - 0x10, - 0x35, - 0xb6, - 0x3d, - 0xa1, - 0x1d, - 0x8f, - 0x0e, - 0xcc, - 0xe5, - 0xe7, - 0x19, - 0x86, - 0x13, - 0xea, - 0x5f, - 0x08, - 0x7a, - 0x4f, - 0x59, - 0x72, - 0x59, - 0xa5, - 0xc1, - 0x93, - 0x60, - 0x46, - 0x7d, - 0x99, - 0xf7, - 0xff, - 0x85, - 0x9b, - 0x63, - 0x15, - 0x7f, - 0xb3, - 0xab, - 0xfb, - 0x49, - 0xd9, - 0xcf, - 0xdd, - 0xe7, - 0x6a, - 0x9b, - 0xeb, - 0x97, - 0x34, - 0x08, - 0x11, - 0xa9, - 0x3e, - 0x49, - 0x21, - 0xe5, - 0x74, - 0xf0, - 0x6e, - 0x9a, - 0x47, - 0x51, - 0xc0, - 0x3f, - 0x5f, - 0xa3, - 0xf0, - 0xf8, - 0x37, - 0x3e, - 0xc7, - 0xb2, - 0xd9, - 0x6f, - 0xc9, - 0x15, - 0x9d, - 0x3f, - 0xa3, - 0x00, - 0xec, - 0x1b, - 0xec, - 0x03, - 0xd7, - 0x4b, - 0x45, - 0x0a, - 0xb6, - 0xbd, - 0xac, - 0x5f, - 0xdf, - 0x47, - 0x0c, - 0x3a, - 0xd6, - 0x71, - 0xaf, - 0x5f, - 0x73, - 0xbd, - 0x31, - 0xf9, - 0xa6, - 0x41, - 0x27, - 0x6a, - 0x01, - 0x22, - 0xc5, - 0x1c, - 0x9f, - 0x24, - 0x88, - 0xd2, - 0xa5, - 0x7b, - 0x03, - 0xd5, - 0x91, - 0x50, - 0x1a, - 0xfc, - 0x40, - 0x32, - 0x3d, - 0x05, - 0x2f, - 0xda, - 0x67, - 0x04, - 0x0e, - 0x9b, - 0x6b, - 0xfd, - 0xa5, - 0xba, - 0xe3, - 0x85, - 0x23, - 0x7c, - 0x35, - 0x70, - 0x06, - 0x38, - 0x15, - 0x4f, - 0x29, - 0x98, - 0xaa, - 0x83, - 0xc0, - 0xf2, - 0xd3, - 0x29, - 0x78, - 0xbd, - 0x7c, - 0x58, - 0x15, - 0xb0, - 0x15, - 0x13, - 0x46, - 0x47, - 0xa8, - 0x09, - 0xec, - 0x79, - 0x40, - 0x62, - 0xd4, - 0xf3, - 0x05, - 0xc7, - 0x49, - 0x75, - 0x9f, - 0x16, - 0xf7, - 0x2d, - 0xd8, - 0x11, - 0xed, - 0x4a, - 0x0e, - 0xe4, - 0x41, - 0xa1, - 0xe6, - 0x20, - 0x09, - 0x44, - 0x77, - 0xbb, - 0xaa, - 0x2b, - 0xaf, - 0x4c, - 0x89, - 0x89, - 0x30, - 0x71, - 0xf2, - 0xe4, - 0x57, - 0xd3, - 0xa1, - 0x08, - 0x6a, - 0x92, - 0xcc, - 0xa1, - 0x30, - 0x16, - 0xe1, - 0xb0, - 0x7a, - 0x84, - 0xfb, - 0xd6, - 0x68, - 0xee, - 0x34, - 0xd6, - 0x61, - 0x62, - 0x2d, - 0xde, - 0x9c, - 0x08, - 0xdb, - 0x45, - 0x47, - 0x8f, - 0xc6, - 0xf9, - 0x26, - 0xfd, - 0xc2, - 0xdc, - 0xc2, - 0xfe, - 0xcd, - 0x2b, - 0xde, - 0x66, - 0x95, - 0x36, - 0x63, - 0x42, - 0x8f, - 0x72, - 0x52, - 0x8b, - 0x5a, - 0x6c, - 0x1f, - 0x8c, - 0x90, - 0x50, - 0xf8, - 0xec, - 0x9c, - 0xcb, - 0xb2, - 0xfa, - 0x29, - 0x57, - 0xaa, - 0x99, - 0x66, - 0x49, - 0xac, - 0x87, - 0x76, - 0xfd, - 0xa9, - 0x44, - 0x7e, - 0x40, - 0x66, - 0x0e, - 0xcc, - 0x74, - 0x75, - 0x21, - 0xa7, - 0xae, - 0xe0, - 0xeb, - 0x06, - 0x59, - 0xf6, - 0x05, - 0xd9, - 0x05, - 0xde, - 0x91, - 0x64, - 0xb5, - 0x38, - 0x13, - 0x68, - 0x1a, - 0xd2, - 0x84, - 0x5c, - 0x5f, - 0x06, - 0x41, - 0x5b, - 0x2e, - 0x8d, - 0xa7, - 0x6f, - 0x04, - 0x86, - 0x93, - 0xf3, - 0xca, - 0xee, - 0x1f, - 0xe3, - 0xc6, - 0x31, - 0x1b, - 0xaf, - 0xa0, - 0x89, - 0xa1, - 0xb2, - 0x30, - 0x37, - 0x3d, - 0x4d, - 0x92, - 0x9e, - 0x77, - 0x20, - 0xe5, - 0xe9, - 0xb7, - 0x64, - 0xbe, - 0x4e, - 0x08, - 0x79, - 0x8d, - 0xe6, - 0x24, - 0x1b, - 0x26, - 0x62, - 0x18, - 0xc5, - 0x27, - 0xb0, - 0x47, - 0x18, - 0x51, - 0xf4, - 0xb8, - 0x1a, - 0x7b, - 0xda, - 0xf1, - 0xa2, - 0x34, - 0x6e, - 0xa8, - 0x75, - 0x61, - 0x79, - 0x99, - 0x2d, - 0x49, - 0x79, - 0xe8, - 0x85, - 0x6e, - 0xc8, - 0x36, - 0xd7, - 0xba, - 0x3d, - 0x67, - 0xeb, - 0x20, - 0x36, - 0x42, - 0x6f, - 0xe8, - 0x5a, - 0xde, - 0x34, - 0xa9, - 0xce, - 0xac, - 0x4d, - 0xeb, - 0x77, - 0x7a, - 0x1f, - 0x93, - 0xd4, - 0xdf, - 0x32, - 0x43, - 0x8f, - 0x81, - 0x43, - 0xc9, - 0xa1, - 0xc9, - 0xc5, - 0xe6, - 0x81, - 0xb7, - 0xc4, - 0x10, - 0x09, - 0x74, - 0xa8, - 0xa9, - 0xc3, - 0x36, - 0x25, - 0x91, - 0x7f, - 0xfc, - 0xb6, - 0x78, - 0xae, - 0x12, - 0xa3, - 0x47, - 0xe0, - 0xde, - 0x3f, - 0xd9, - 0xad, - 0x1e, - 0x7b, - 0xda, - 0xab, - 0xe3, - 0x6e, - 0xeb, - 0xeb, - 0x86, - 0xad, - 0x8a, - 0x44, - 0x90, - 0x0d, - 0x34, - 0x80, - 0x00, - 0x6a, - 0x6b, - 0x62, - 0x31, - 0xb3, - 0xa8, - 0x10, - 0x8a, - 0x06, - 0x94, - 0x97, - 0x88, - 0x3e, - 0x5d, - 0x0c, - 0xff, - 0xee, - 0xd7, - 0x22, - 0x6b, - 0x6e, - 0x8a, - 0xf1, - 0xa1, - 0x1c, - 0x59, - 0x2c, - 0x3f, - 0x99, - 0xcf, - 0xea, - 0x1b, - 0x11, - 0x23, - 0x96, - 0x80, - 0x21, - 0x58, - 0xff, - 0xc4, - 0x6a, - 0xb0, - 0xd1, - 0x7d, - 0xd4, - 0xe7, - 0x1a, - 0x68, - 0xd7, - 0x00 -}}; - -/*---------------------------------------------------------------------------------------- - * P R O T O T Y P E S O F L O C A L F U N C T I O N S - *---------------------------------------------------------------------------------------- - */ - -/*---------------------------------------------------------------------------------------- - * E X P O R T E D F U N C T I O N S - *---------------------------------------------------------------------------------------- - */ \ No newline at end of file diff --git a/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000119.c b/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000119.c new file mode 100644 index 0000000..00f1c99 --- /dev/null +++ b/src/vendorcode/amd/agesa/f14/Proc/CPU/Family/0x14/F14MicrocodePatch05000119.c @@ -0,0 +1,260 @@ +/* $NoKeywords:$ */ +/** + * @file + * + * AMD Family_14 Microcode patch. + * + * Fam14 Microcode Patch rev 05000119 for 5020 or equivalent. + * + * + */ +/* + ****************************************************************************** + * + * Copyright (c) 2013, Advanced Micro Devices, Inc. + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of Advanced Micro Devices, Inc. nor the names of + * its contributors may be used to endorse or promote products derived + * from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + ****************************************************************************** + */ +/*---------------------------------------------------------------------------------------- + * M O D U L E S U S E D + *---------------------------------------------------------------------------------------- + */ +#include "AGESA.h" +#include "cpuRegisters.h" +#include "cpuEarlyInit.h" + +/*---------------------------------------------------------------------------------------- + * D E F I N I T I O N S A N D M A C R O S + *---------------------------------------------------------------------------------------- + */ + +/*---------------------------------------------------------------------------------------- + * T Y P E D E F S A N D S T R U C T U R E S + *---------------------------------------------------------------------------------------- + */ + +// Encrypt Patch code 05000119 for 5020 and equivalent + +CONST MICROCODE_PATCHES ROMDATA CpuF14MicrocodePatch05000119 = +{{ + 0x13, 0x20, 0x18, 0x01, 0x19, 0x01, 0x00, 0x05, + 0x01, 0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, + 0x20, 0x50, 0x00, 0x00, 0x00, 0xAA, 0xAA, 0xAA, + 0x55, 0xCB, 0x7C, 0x80, 0xF6, 0x0B, 0xB5, 0xB9, + 0xDB, 0x48, 0xC0, 0xC7, 0xC3, 0x4B, 0x3F, 0x8E, + 0x0C, 0xFE, 0xBB, 0x19, 0x27, 0xB0, 0x67, 0xE7, + 0x4D, 0xB6, 0xDF, 0x55, 0x39, 0x92, 0x14, 0x55, + 0x94, 0x94, 0x8F, 0xE1, 0x58, 0xE6, 0xE3, 0x99, + 0x34, 0x2B, 0x74, 0x74, 0xFF, 0x5E, 0x0E, 0xBF, + 0x20, 0xE5, 0xA5, 0x5E, 0xB2, 0xE7, 0xD0, 0xC9, + 0x78, 0x85, 0xB2, 0xE4, 0xFB, 0x48, 0x4A, 0xD9, + 0xE2, 0x9B, 0x58, 0x9B, 0x98, 0x5D, 0x2B, 0xC2, + 0xF1, 0xFC, 0x43, 0x76, 0x49, 0xCB, 0x9E, 0x1E, + 0x48, 0x0B, 0xF8, 0xE6, 0x51, 0xC6, 0x25, 0xBF, + 0x4F, 0x2D, 0x50, 0xDF, 0xC4, 0x29, 0x80, 0x44, + 0xAA, 0x2C, 0xF1, 0x4E, 0xE0, 0x0A, 0x25, 0xF0, + 0x43, 0x0A, 0x22, 0xD9, 0x89, 0xA2, 0x4B, 0x0A, + 0x12, 0x4C, 0x4A, 0x27, 0xCE, 0x98, 0x60, 0xF9, + 0x9D, 0x76, 0x95, 0x71, 0x8C, 0xFD, 0xA1, 0x86, + 0xD6, 0x42, 0x5E, 0x9F, 0x2C, 0xE2, 0x8C, 0x69, + 0x20, 0x14, 0xF5, 0xF5, 0x0F, 0x65, 0xDC, 0x08, + 0xFE, 0x26, 0x9E, 0xCD, 0x07, 0x45, 0xE9, 0x4D, + 0xA1, 0x78, 0x1C, 0x90, 0xF5, 0x9E, 0xE5, 0x78, + 0x4F, 0x7B, 0xA7, 0x8E, 0xB6, 0x24, 0x86, 0x7E, + 0xBC, 0x4B, 0x6C, 0x2E, 0x3B, 0xD1, 0xA4, 0x00, + 0xCA, 0x20, 0x9E, 0x1D, 0x45, 0x41, 0x62, 0xD2, + 0x27, 0x50, 0x9D, 0x99, 0x2B, 0xAC, 0x1D, 0x12, + 0xC0, 0x25, 0xF3, 0x95, 0xB1, 0x0F, 0x28, 0x91, + 0x43, 0xC6, 0x78, 0xD6, 0xBC, 0xB0, 0x06, 0x48, + 0xAB, 0x83, 0xF9, 0x14, 0xF4, 0xF4, 0x2E, 0x7A, + 0x7C, 0x34, 0x8B, 0x24, 0xBB, 0x20, 0xEC, 0x87, + 0xC6, 0x6A, 0x99, 0x45, 0x94, 0xDC, 0x41, 0xB6, + 0x7E, 0xAE, 0x63, 0x6A, 0x46, 0x9D, 0x4C, 0xC1, + 0xA5, 0xFB, 0xC3, 0x00, 0x26, 0xE0, 0x8A, 0x79, + 0x5B, 0x9C, 0x05, 0xD2, 0x3C, 0x05, 0x18, 0x7C, + 0x49, 0x5A, 0xDC, 0xDD, 0xDF, 0x48, 0xD0, 0x91, + 0x39, 0xB6, 0xD5, 0xD8, 0x91, 0x85, 0xE9, 0xFF, + 0x25, 0x5E, 0xEF, 0x02, 0xF4, 0x7A, 0x8D, 0x58, + 0xA3, 0x6F, 0x66, 0xCE, 0x94, 0xF9, 0xFF, 0x42, + 0x65, 0x31, 0xA9, 0x3E, 0x04, 0x4C, 0x55, 0xF4, + 0x57, 0xF0, 0xD6, 0x67, 0x9F, 0x5B, 0x4B, 0x18, + 0x54, 0x5A, 0xC8, 0xC0, 0x60, 0xC1, 0xED, 0x97, + 0x4A, 0xDC, 0x30, 0x32, 0xF3, 0x1F, 0xA4, 0x38, + 0x8D, 0x53, 0x00, 0x91, 0xAC, 0x11, 0x72, 0x5E, + 0xEE, 0xEB, 0x49, 0x20, 0x59, 0xB5, 0x7F, 0x5B, + 0x91, 0xF5, 0x9C, 0x3D, 0x70, 0x6B, 0xCF, 0x19, + 0x9F, 0xFA, 0x40, 0x50, 0x59, 0x12, 0x85, 0xFA, + 0xB9, 0x96, 0xFB, 0x4E, 0x22, 0xDA, 0xE5, 0xFD, + 0xDF, 0xE7, 0x58, 0x16, 0xD0, 0xD1, 0x46, 0xF6, + 0x12, 0x27, 0x34, 0x22, 0xA3, 0x71, 0x44, 0xA0, + 0x6E, 0x0E, 0x56, 0x81, 0xA9, 0xB4, 0x6D, 0x37, + 0xFC, 0x67, 0x69, 0xD5, 0xC4, 0x3E, 0x70, 0x0D, + 0x56, 0x13, 0xB2, 0xFD, 0x7D, 0x5E, 0x2E, 0x5A, + 0xC8, 0x21, 0x6A, 0xB5, 0x61, 0x33, 0xE1, 0x2C, + 0x23, 0xC7, 0x2B, 0x66, 0x51, 0xA4, 0x8C, 0xFA, + 0xC9, 0xEF, 0x4D, 0x10, 0xB7, 0x86, 0xA5, 0x96, + 0x3D, 0x58, 0x6E, 0x7E, 0x88, 0xDF, 0x3F, 0xAC, + 0xD2, 0x15, 0x0F, 0x21, 0x89, 0x50, 0x8E, 0xA9, + 0x99, 0xAC, 0x5B, 0xA3, 0xD8, 0xB2, 0xFC, 0x37, + 0x6C, 0x9A, 0x1C, 0x93, 0xB0, 0x87, 0x1E, 0xA2, + 0x3B, 0x0F, 0x2F, 0xC9, 0x72, 0xB9, 0x39, 0x3D, + 0xB9, 0x7F, 0xCF, 0x2F, 0x79, 0xA3, 0xD9, 0x5F, + 0xF5, 0x53, 0x70, 0x8A, 0x88, 0x67, 0xDA, 0xDC, + 0xD4, 0xB8, 0x60, 0xFC, 0x11, 0x87, 0x5A, 0xCC, + 0x9A, 0xB3, 0x80, 0xC8, 0x1A, 0xC8, 0xBE, 0x10, + 0xE7, 0x3D, 0x03, 0x98, 0x1A, 0x84, 0xA9, 0x6F, + 0x13, 0x25, 0x69, 0x0D, 0x1B, 0x58, 0x4F, 0x7D, + 0x1C, 0xD6, 0x91, 0x96, 0xD0, 0x60, 0x03, 0xA2, + 0xAB, 0x62, 0x3C, 0xBB, 0xB4, 0x20, 0x79, 0x54, + 0x6D, 0x12, 0x74, 0xBA, 0x40, 0x51, 0xAC, 0x22, + 0xE3, 0x41, 0xC5, 0xEE, 0xCE, 0x73, 0x78, 0xAC, + 0xEB, 0x12, 0x22, 0xC6, 0x20, 0x3D, 0x7F, 0x2E, + 0x53, 0x37, 0x62, 0x39, 0x94, 0x8A, 0xF3, 0xAD, + 0x3A, 0xD7, 0xA6, 0x27, 0x58, 0xDC, 0x6C, 0x60, + 0x9E, 0x9A, 0x07, 0x72, 0x38, 0xB2, 0xC2, 0xEF, + 0xE4, 0x82, 0xC5, 0xED, 0xB0, 0xC3, 0x55, 0x0A, + 0x30, 0xA7, 0xAB, 0x1B, 0xB4, 0xC7, 0x98, 0x25, + 0x4B, 0xB9, 0x80, 0x3F, 0x74, 0x79, 0xD1, 0x66, + 0x34, 0xEC, 0x4C, 0x36, 0x44, 0x57, 0x32, 0x77, + 0x59, 0xA2, 0x8A, 0xAF, 0xE9, 0x26, 0x19, 0xAA, + 0x5F, 0x41, 0x25, 0x58, 0x03, 0x94, 0xBA, 0xB8, + 0x12, 0xE8, 0x0F, 0x4C, 0xF8, 0x5F, 0x10, 0xD0, + 0xC7, 0xC1, 0x8E, 0xEE, 0x89, 0xF0, 0x2D, 0xBB, + 0x92, 0xB6, 0xBE, 0x4E, 0xA5, 0xA7, 0x40, 0xE5, + 0xDD, 0xDB, 0x07, 0x8B, 0x4A, 0x10, 0x38, 0x66, + 0x35, 0xAF, 0x07, 0x7A, 0x89, 0x71, 0xAE, 0x51, + 0x98, 0xFC, 0xC3, 0xB7, 0x32, 0x72, 0xFE, 0x47, + 0x08, 0xA5, 0x83, 0xFB, 0x93, 0x94, 0x3E, 0x2A, + 0x4F, 0x32, 0x00, 0xBD, 0xFE, 0x40, 0x55, 0xB0, + 0x97, 0x1B, 0x91, 0x8D, 0x21, 0x05, 0x1B, 0xBC, + 0x5A, 0x37, 0x17, 0x01, 0xFC, 0xB7, 0x26, 0x09, + 0x11, 0xD5, 0x0A, 0x97, 0x20, 0xF4, 0xDC, 0x12, + 0x5C, 0x99, 0x18, 0xAB, 0xC7, 0xC2, 0xF4, 0xD7, + 0x10, 0x4C, 0x6B, 0x52, 0x83, 0x81, 0xBD, 0x0D, + 0xA6, 0xA2, 0x7C, 0x0E, 0x3B, 0x4C, 0xDC, 0x62, + 0xD9, 0xFC, 0xD6, 0xD3, 0x47, 0xD2, 0xDB, 0xFD, + 0xE5, 0x49, 0x6C, 0x18, 0xB6, 0xA1, 0xFD, 0x74, + 0xE3, 0xAD, 0x4D, 0x01, 0xF6, 0x7D, 0x67, 0x4E, + 0x93, 0x24, 0x42, 0x5F, 0xB0, 0x8F, 0xF7, 0x38, + 0xA3, 0x80, 0x8C, 0x65, 0x96, 0xB0, 0x59, 0xE8, + 0x2F, 0x69, 0xDA, 0xA8, 0xBA, 0x34, 0xF4, 0x76, + 0x78, 0x9C, 0x24, 0x17, 0xA8, 0xE0, 0xB2, 0x6E, + 0xC4, 0x23, 0x3C, 0xE1, 0xC1, 0x7C, 0x5D, 0xC9, + 0x35, 0x4B, 0xDD, 0x2C, 0x1C, 0xB2, 0xD1, 0xBE, + 0x38, 0x87, 0xB8, 0x19, 0x6F, 0x6D, 0xE8, 0x0B, + 0xE9, 0x14, 0x13, 0x32, 0xCD, 0x6B, 0x34, 0xE9, + 0x7C, 0x7A, 0x03, 0xC6, 0x67, 0x84, 0x56, 0xA6, + 0x32, 0x34, 0xED, 0x9F, 0x4B, 0x34, 0x42, 0x1D, + 0xDF, 0x67, 0x9F, 0xBF, 0xE3, 0x98, 0xB5, 0x36, + 0x39, 0x6D, 0x43, 0xBC, 0xA6, 0x15, 0x77, 0xB0, + 0x72, 0x02, 0xD9, 0x70, 0xFD, 0x8F, 0xFA, 0xD5, + 0xD1, 0x02, 0xC4, 0x2B, 0x1E, 0x76, 0x48, 0xDD, + 0xD4, 0x88, 0x34, 0x5D, 0xCB, 0xB3, 0x32, 0x4F, + 0x13, 0x1A, 0xEC, 0x68, 0xBC, 0xB5, 0x10, 0x26, + 0xB0, 0x73, 0x35, 0xCB, 0x68, 0xFF, 0xEA, 0xE1, + 0x61, 0x9B, 0x14, 0x0E, 0x2F, 0xDE, 0x16, 0x21, + 0xDB, 0xB2, 0x95, 0xA2, 0x8A, 0x79, 0x93, 0xC5, + 0xCB, 0xCE, 0xB5, 0x6A, 0xD4, 0x0F, 0x58, 0x33, + 0x12, 0x2E, 0x96, 0x14, 0xEA, 0x98, 0x9D, 0x05, + 0xCD, 0x2E, 0x5B, 0x07, 0xEB, 0xA2, 0x3C, 0x8A, + 0x13, 0x73, 0xAC, 0x19, 0x6B, 0xCD, 0x88, 0xBA, + 0x9E, 0x39, 0x76, 0x84, 0xE4, 0xAF, 0x6B, 0x88, + 0x2B, 0x70, 0xE0, 0xF6, 0x83, 0x58, 0xD5, 0x14, + 0x49, 0x8E, 0x7A, 0xF1, 0xC5, 0x68, 0x77, 0xF8, + 0x3C, 0x8E, 0x56, 0xB6, 0xA2, 0x66, 0x7F, 0xCB, + 0x60, 0x23, 0x75, 0xB8, 0x94, 0x5C, 0x16, 0xF5, + 0xA6, 0x77, 0x99, 0x3D, 0x2C, 0x0D, 0x6E, 0x64, + 0x6A, 0x03, 0xBF, 0xDE, 0xEE, 0x74, 0xF1, 0x37, + 0x67, 0x32, 0x73, 0xBD, 0x6F, 0x7B, 0x42, 0x4A, + 0xC0, 0x8E, 0x04, 0x69, 0xFC, 0x83, 0x91, 0x7A, + 0xB0, 0x3B, 0x0F, 0xAB, 0xF2, 0x9F, 0xD8, 0x70, + 0x9A, 0x23, 0xB4, 0x93, 0x55, 0x6D, 0xED, 0x76, + 0xCB, 0xAC, 0x3B, 0xC8, 0x69, 0x37, 0x5A, 0x98, + 0xA3, 0x54, 0x78, 0x20, 0xC2, 0xEF, 0x39, 0x27, + 0xB1, 0x58, 0x30, 0x46, 0x95, 0x45, 0x0E, 0x7C, + 0x28, 0xBF, 0xF7, 0xA6, 0x64, 0x8E, 0xD2, 0xA2, + 0xA1, 0x6D, 0x1C, 0xC3, 0xA6, 0x7A, 0xCD, 0x13, + 0x85, 0x93, 0xEB, 0xA0, 0x94, 0x19, 0x02, 0xC0, + 0x9A, 0xFA, 0x7A, 0x2F, 0x14, 0xB9, 0xE7, 0x57, + 0x6D, 0xFD, 0x93, 0x85, 0xBD, 0x9B, 0xEE, 0x99, + 0x72, 0xD5, 0x08, 0x6E, 0xCE, 0xC2, 0x40, 0x5F, + 0x4B, 0xF9, 0x9E, 0xDF, 0x92, 0xF0, 0x55, 0x2C, + 0x4C, 0xE5, 0x43, 0x8E, 0x2C, 0x2D, 0x23, 0x23, + 0x59, 0xAE, 0x52, 0x8D, 0x27, 0x64, 0x15, 0xF9, + 0xFA, 0x78, 0xA6, 0x2B, 0x48, 0xE4, 0x70, 0x05, + 0x8E, 0x44, 0x4B, 0x12, 0xC6, 0x33, 0x26, 0x2D, + 0x5A, 0x8D, 0x1D, 0x5C, 0xE4, 0x66, 0x40, 0x92, + 0x6B, 0xB4, 0x52, 0x49, 0x82, 0x82, 0x82, 0x8B, + 0x71, 0x65, 0x28, 0x5C, 0x1D, 0x4A, 0x1C, 0x4A, + 0xFA, 0xB0, 0x07, 0x2A, 0x95, 0x35, 0xBC, 0xD2, + 0x6A, 0x69, 0x49, 0x83, 0x67, 0xB0, 0x3C, 0x7F, + 0xB7, 0xE8, 0xA4, 0xBD, 0x2B, 0xBB, 0xB2, 0x4E, + 0x94, 0xCB, 0xE1, 0xAC, 0x37, 0x10, 0x61, 0xC3, + 0x37, 0x95, 0x47, 0xF5, 0x54, 0x2F, 0x90, 0x7B, + 0xD8, 0x07, 0xF1, 0xEB, 0x60, 0x01, 0x1B, 0xF3, + 0x81, 0x26, 0x30, 0xCA, 0x26, 0x97, 0x5B, 0x17, + 0x82, 0xF6, 0x0C, 0x4E, 0xE9, 0xB5, 0x47, 0xD1, + 0xC1, 0x7D, 0x37, 0x36, 0xC7, 0xAC, 0xC5, 0xC4, + 0xE4, 0x68, 0xD6, 0x19, 0x76, 0xFD, 0xAF, 0xF6, + 0x14, 0x68, 0x9E, 0x18, 0x06, 0xD9, 0xB1, 0x57, + 0xCA, 0xB0, 0x77, 0x07, 0x01, 0x8E, 0x10, 0xE4, + 0x8B, 0x69, 0xD9, 0xFC, 0xEA, 0x73, 0xC7, 0xAF, + 0xD8, 0xB6, 0x03, 0x79, 0x64, 0x29, 0x1B, 0xEB, + 0x7D, 0x7F, 0xA0, 0x0F, 0x81, 0x44, 0x4D, 0x40, + 0xB8, 0x4C, 0x66, 0x70, 0x66, 0xF5, 0xB8, 0x79, + 0xE2, 0x4E, 0xF5, 0xFD, 0x27, 0xCE, 0x73, 0x8D, + 0x50, 0xD8, 0xC9, 0x5B, 0x11, 0xB8, 0xB4, 0xE4, + 0x83, 0x3C, 0x83, 0x0F, 0x88, 0xBB, 0x1E, 0xFC, + 0xF5, 0x5A, 0x92, 0x0D, 0x82, 0x96, 0x69, 0xA4, + 0xE1, 0xF1, 0x3A, 0xBD, 0xEF, 0x23, 0x63, 0xB9, + 0xAA, 0x83, 0x2D, 0x98, 0x73, 0xF8, 0xB6, 0x3B, + 0xE8, 0x3A, 0x73, 0x66, 0x25, 0x8F, 0x0F, 0xAB, + 0x96, 0x89, 0xEE, 0x49, 0xCD, 0x8B, 0x98, 0xA1, + 0x3F, 0x04, 0x7A, 0x31, 0x53, 0x68, 0x11, 0xAD, + 0xB6, 0x0D, 0xD2, 0x72, 0x25, 0xCC, 0x7B, 0x5F, + 0x34, 0x3F, 0x10, 0x1E, 0x6E, 0xEE, 0x6B, 0x8B, + 0x35, 0x0E, 0x55, 0x30, 0x0D, 0xAF, 0x8F, 0x94, + 0x3E, 0x07, 0x2A, 0x82, 0x52, 0x08, 0xEC, 0xC9, + 0xEB, 0x0E, 0xD8, 0x6B, 0xB0, 0xA5, 0xBE, 0x14, + 0x1D, 0xBB, 0x8A, 0x0D, 0xF9, 0x8C, 0x25, 0x69, + 0xDB, 0xB1, 0xC3, 0x40, 0x99, 0x9D, 0x51, 0x13, + 0x63, 0x1C, 0x10, 0xB3, 0x92, 0x4E, 0xDF, 0x1D, + 0xDD, 0x5B, 0x36, 0x4D, 0x1D, 0x94, 0xD4, 0xAC, + 0x90, 0xCE, 0x3D, 0xC4, 0x12, 0x92, 0x10, 0xA7, + 0x54, 0xEC, 0x25, 0xE6, 0x18, 0xCD, 0xF1, 0x70, + 0x1E, 0x51, 0x7A, 0xF7, 0x1B, 0xBF, 0xDC, 0x94, + 0x5F, 0xA3, 0x54, 0xEF, 0xFD, 0xA7, 0x8A, 0x3E, + 0xEB, 0xE6, 0x5D, 0xFD, 0xB5, 0x3F, 0xE9, 0xDA, + 0xEF, 0xDC, 0x1F, 0x11, 0x78, 0x66, 0xED, 0x46, + 0xAF, 0xBD, 0xDB, 0x10, 0x16, 0x32, 0x43, 0xB9, + 0x14, 0xDA, 0x6F, 0x77, 0x6D, 0x92, 0x4B, 0x1D, + 0xA7, 0xC5, 0x61, 0xA7, 0xE4, 0xCC, 0x3C, 0x5F, + 0xF7, 0x3F, 0x6D, 0x49, 0xE1, 0x18, 0x14, 0x5F, + 0x7D, 0x92, 0xFB, 0xB9, 0x8F, 0x78, 0x11, 0x18, + 0xB3, 0x34, 0x3E, 0x78, 0xF2, 0xFC, 0x49, 0x24 +}}; +

1 0

Patch set updated for coreboot: 09474d5 ifdtool: Apply coding style
by Aaron Jin 28 Jan '15

28 Jan '15

Aaron Jin (jin.aaron(a)gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8275 -gerrit commit 09474d5c40f538dac7830d4553ae9e6b88afc628 Author: Aaron Jin <jin.aaron(a)gmail.com> Date: Fri Jan 23 23:35:22 2015 -0800 ifdtool: Apply coding style - Run "indent -npro -kr -i8 -ts8 -sob -l80 -ss -ncs *.[ch]" - Fix coding style violations documented in: http://www.coreboot.org/Coding_Style Change-Id: Ibdf51c03cbd17b4a0e1cb526c6de8178920b5db7 Signed-off-by: Aaron Jin <jin.aaron(a)gmail.com> --- util/ifdtool/ifdtool.c | 289 +++++++++++++++++++++++++------------------------ 1 file changed, 150 insertions(+), 139 deletions(-) diff --git a/util/ifdtool/ifdtool.c b/util/ifdtool/ifdtool.c old mode 100644 new mode 100755 index 9569dfa..a31bda5 --- a/util/ifdtool/ifdtool.c +++ b/util/ifdtool/ifdtool.c @@ -34,20 +34,21 @@ #define NUM_REGIONS 5 static const struct region_name region_names[NUM_REGIONS] = { - { "Flash Descriptor", "fd" }, - { "BIOS", "bios" }, - { "Intel ME", "me" }, - { "GbE", "gbe" }, - { "Platform Data", "pd" } + {"Flash Descriptor", "fd"}, + {"BIOS", "bios"}, + {"Intel ME", "me"}, + {"GbE", "gbe"}, + {"Platform Data", "pd"} }; static fdbar_t *find_fd(char *image, int size) { - int i, found = 0; + int i; + int found = 0; /* Scan for FD signature */ for (i = 0; i < (size - 4); i += 4) { - if (*(uint32_t *) (image + i) == 0x0FF0A55A) { + if (*(uint32_t *)(image + i) == 0x0FF0A55A) { found = 1; break; // signature found. } @@ -60,13 +61,16 @@ static fdbar_t *find_fd(char *image, int size) printf("Found Flash Descriptor signature at 0x%08x\n", i); - return (fdbar_t *) (image + i); + return (fdbar_t *)(image + i); } -static region_t get_region(frba_t *frba, int region_type) +static region_t get_region(frba_t * frba, int region_type) { region_t region; - region.base = 0, region.limit = 0, region.size = 0; + + region.base = 0; + region.limit = 0; + region.size = 0; switch (region_type) { case 0: @@ -91,7 +95,7 @@ static region_t get_region(frba_t *frba, int region_type) break; default: fprintf(stderr, "Invalid region type.\n"); - exit (EXIT_FAILURE); + exit(EXIT_FAILURE); } region.size = region.limit - region.base + 1; @@ -106,27 +110,27 @@ static void set_region(frba_t *frba, int region_type, region_t region) switch (region_type) { case 0: frba->flreg0 = (((region.limit >> 12) & 0x7fff) << 16) - | ((region.base >> 12) & 0x7fff); + | ((region.base >> 12) & 0x7fff); break; case 1: frba->flreg1 = (((region.limit >> 12) & 0x7fff) << 16) - | ((region.base >> 12) & 0x7fff); + | ((region.base >> 12) & 0x7fff); break; case 2: frba->flreg2 = (((region.limit >> 12) & 0x7fff) << 16) - | ((region.base >> 12) & 0x7fff); + | ((region.base >> 12) & 0x7fff); break; case 3: frba->flreg3 = (((region.limit >> 12) & 0x7fff) << 16) - | ((region.base >> 12) & 0x7fff); + | ((region.base >> 12) & 0x7fff); break; case 4: frba->flreg4 = (((region.limit >> 12) & 0x7fff) << 16) - | ((region.base >> 12) & 0x7fff); + | ((region.base >> 12) & 0x7fff); break; default: fprintf(stderr, "Invalid region type.\n"); - exit (EXIT_FAILURE); + exit(EXIT_FAILURE); } } @@ -134,7 +138,7 @@ static const char *region_name(int region_type) { if (region_type < 0 || region_type >= NUM_REGIONS) { fprintf(stderr, "Invalid region type.\n"); - exit (EXIT_FAILURE); + exit(EXIT_FAILURE); } return region_names[region_type].pretty; @@ -144,7 +148,7 @@ static const char *region_name_short(int region_type) { if (region_type < 0 || region_type >= NUM_REGIONS) { fprintf(stderr, "Invalid region type.\n"); - exit (EXIT_FAILURE); + exit(EXIT_FAILURE); } return region_names[region_type].terse; @@ -176,7 +180,7 @@ static const char *region_filename(int region_type) if (region_type < 0 || region_type >= NUM_REGIONS) { fprintf(stderr, "Invalid region type.\n"); - exit (EXIT_FAILURE); + exit(EXIT_FAILURE); } return region_filenames[region_type]; @@ -186,18 +190,19 @@ static void dump_region(int num, frba_t *frba) { region_t region = get_region(frba, num); printf(" Flash Region %d (%s): %08x - %08x %s\n", - num, region_name(num), region.base, region.limit, - region.size < 1 ? "(unused)" : ""); + num, region_name(num), region.base, region.limit, + region.size < 1 ? "(unused)" : ""); } -static void dump_region_layout(char *buf, size_t bufsize, int num, frba_t *frba) +static void dump_region_layout(char *buf, size_t bufsize, int num, + frba_t *frba) { region_t region = get_region(frba, num); snprintf(buf, bufsize, "%08x:%08x %s\n", - region.base, region.limit, region_name_short(num)); + region.base, region.limit, region_name_short(num)); } -static void dump_frba(frba_t * frba) +static void dump_frba(frba_t *frba) { printf("Found Region Section\n"); printf("FLREG0: 0x%08x\n", frba->flreg0); @@ -212,14 +217,14 @@ static void dump_frba(frba_t * frba) dump_region(4, frba); } -static void dump_frba_layout(frba_t * frba, char *layout_fname) +static void dump_frba_layout(frba_t *frba, char *layout_fname) { char buf[LAYOUT_LINELEN]; size_t bufsize = LAYOUT_LINELEN; int i; int layout_fd = open(layout_fname, O_WRONLY | O_CREAT | O_TRUNC, - S_IRUSR | S_IWUSR | S_IRGRP | S_IROTH); + S_IRUSR | S_IWUSR | S_IRGRP | S_IROTH); if (layout_fd == -1) { perror("Could not open file"); exit(EXIT_FAILURE); @@ -279,12 +284,12 @@ static void decode_component_density(unsigned int density) } } -static void dump_fcba(fcba_t * fcba) +static void dump_fcba(fcba_t *fcba) { printf("\nFound Component Section\n"); printf("FLCOMP 0x%08x\n", fcba->flcomp); printf(" Dual Output Fast Read Support: %ssupported\n", - (fcba->flcomp & (1 << 30))?"":"not "); + (fcba->flcomp & (1 << 30)) ? "" : "not "); printf(" Read ID/Read Status Clock Frequency: "); decode_spi_frequency((fcba->flcomp >> 27) & 7); printf("\n Write/Erase Clock Frequency: "); @@ -292,7 +297,7 @@ static void dump_fcba(fcba_t * fcba) printf("\n Fast Read Clock Frequency: "); decode_spi_frequency((fcba->flcomp >> 21) & 7); printf("\n Fast Read Support: %ssupported", - (fcba->flcomp & (1 << 20))?"":"not "); + (fcba->flcomp & (1 << 20)) ? "" : "not "); printf("\n Read Clock Frequency: "); decode_spi_frequency((fcba->flcomp >> 17) & 7); printf("\n Component 2 Density: "); @@ -301,20 +306,16 @@ static void dump_fcba(fcba_t * fcba) decode_component_density(fcba->flcomp & 7); printf("\n"); printf("FLILL 0x%08x\n", fcba->flill); - printf(" Invalid Instruction 3: 0x%02x\n", - (fcba->flill >> 24) & 0xff); - printf(" Invalid Instruction 2: 0x%02x\n", - (fcba->flill >> 16) & 0xff); - printf(" Invalid Instruction 1: 0x%02x\n", - (fcba->flill >> 8) & 0xff); - printf(" Invalid Instruction 0: 0x%02x\n", - fcba->flill & 0xff); + printf(" Invalid Instruction 3: 0x%02x\n", (fcba->flill >> 24) & 0xff); + printf(" Invalid Instruction 2: 0x%02x\n", (fcba->flill >> 16) & 0xff); + printf(" Invalid Instruction 1: 0x%02x\n", (fcba->flill >> 8) & 0xff); + printf(" Invalid Instruction 0: 0x%02x\n", fcba->flill & 0xff); printf("FLPB 0x%08x\n", fcba->flpb); printf(" Flash Partition Boundary Address: 0x%06x\n\n", - (fcba->flpb & 0xfff) << 12); + (fcba->flpb & 0xfff) << 12); } -static void dump_fpsba(fpsba_t * fpsba) +static void dump_fpsba(fpsba_t *fpsba) { printf("Found PCH Strap Section\n"); printf("PCHSTRP0: 0x%08x\n", fpsba->pchstrp0); @@ -340,32 +341,32 @@ static void dump_fpsba(fpsba_t * fpsba) static void decode_flmstr(uint32_t flmstr) { printf(" Platform Data Region Write Access: %s\n", - (flmstr & (1 << 28)) ? "enabled" : "disabled"); + (flmstr & (1 << 28)) ? "enabled" : "disabled"); printf(" GbE Region Write Access: %s\n", - (flmstr & (1 << 27)) ? "enabled" : "disabled"); + (flmstr & (1 << 27)) ? "enabled" : "disabled"); printf(" Intel ME Region Write Access: %s\n", - (flmstr & (1 << 26)) ? "enabled" : "disabled"); + (flmstr & (1 << 26)) ? "enabled" : "disabled"); printf(" Host CPU/BIOS Region Write Access: %s\n", - (flmstr & (1 << 25)) ? "enabled" : "disabled"); + (flmstr & (1 << 25)) ? "enabled" : "disabled"); printf(" Flash Descriptor Write Access: %s\n", - (flmstr & (1 << 24)) ? "enabled" : "disabled"); + (flmstr & (1 << 24)) ? "enabled" : "disabled"); printf(" Platform Data Region Read Access: %s\n", - (flmstr & (1 << 20)) ? "enabled" : "disabled"); + (flmstr & (1 << 20)) ? "enabled" : "disabled"); printf(" GbE Region Read Access: %s\n", - (flmstr & (1 << 19)) ? "enabled" : "disabled"); + (flmstr & (1 << 19)) ? "enabled" : "disabled"); printf(" Intel ME Region Read Access: %s\n", - (flmstr & (1 << 18)) ? "enabled" : "disabled"); + (flmstr & (1 << 18)) ? "enabled" : "disabled"); printf(" Host CPU/BIOS Region Read Access: %s\n", - (flmstr & (1 << 17)) ? "enabled" : "disabled"); + (flmstr & (1 << 17)) ? "enabled" : "disabled"); printf(" Flash Descriptor Read Access: %s\n", - (flmstr & (1 << 16)) ? "enabled" : "disabled"); + (flmstr & (1 << 16)) ? "enabled" : "disabled"); printf(" Requester ID: 0x%04x\n\n", - flmstr & 0xffff); + flmstr & 0xffff); } -static void dump_fmba(fmba_t * fmba) +static void dump_fmba(fmba_t *fmba) { printf("Found Master Section\n"); printf("FLMSTR1: 0x%08x (Host CPU/BIOS)\n", fmba->flmstr1); @@ -376,7 +377,7 @@ static void dump_fmba(fmba_t * fmba) decode_flmstr(fmba->flmstr3); } -static void dump_fmsba(fmsba_t * fmsba) +static void dump_fmsba(fmsba_t *fmsba) { printf("Found Processor Strap Section\n"); printf("????: 0x%08x\n", fmsba->data[0]); @@ -388,23 +389,21 @@ static void dump_fmsba(fmsba_t * fmsba) static void dump_jid(uint32_t jid) { printf(" SPI Componend Device ID 1: 0x%02x\n", - (jid >> 16) & 0xff); + (jid >> 16) & 0xff); printf(" SPI Componend Device ID 0: 0x%02x\n", - (jid >> 8) & 0xff); - printf(" SPI Componend Vendor ID: 0x%02x\n", - jid & 0xff); + (jid >> 8) & 0xff); + printf(" SPI Componend Vendor ID: 0x%02x\n", jid & 0xff); } static void dump_vscc(uint32_t vscc) { - printf(" Lower Erase Opcode: 0x%02x\n", - vscc >> 24); + printf(" Lower Erase Opcode: 0x%02x\n", vscc >> 24); printf(" Lower Write Enable on Write Status: 0x%02x\n", - vscc & (1 << 20) ? 0x06 : 0x50); + vscc & (1 << 20) ? 0x06 : 0x50); printf(" Lower Write Status Required: %s\n", - vscc & (1 << 19) ? "Yes" : "No"); + vscc & (1 << 19) ? "Yes" : "No"); printf(" Lower Write Granularity: %d bytes\n", - vscc & (1 << 18) ? 64 : 1); + vscc & (1 << 18) ? 64 : 1); printf(" Lower Block / Sector Erase Size: "); switch ((vscc >> 16) & 0x3) { case 0: @@ -422,13 +421,13 @@ static void dump_vscc(uint32_t vscc) } printf(" Upper Erase Opcode: 0x%02x\n", - (vscc >> 8) & 0xff); + (vscc >> 8) & 0xff); printf(" Upper Write Enable on Write Status: 0x%02x\n", - vscc & (1 << 4) ? 0x06 : 0x50); + vscc & (1 << 4) ? 0x06 : 0x50); printf(" Upper Write Status Required: %s\n", - vscc & (1 << 3) ? "Yes" : "No"); + vscc & (1 << 3) ? "Yes" : "No"); printf(" Upper Write Granularity: %d bytes\n", - vscc & (1 << 2) ? 64 : 1); + vscc & (1 << 2) ? 64 : 1); printf(" Upper Block / Sector Erase Size: "); switch (vscc & 0x3) { case 0: @@ -463,15 +462,17 @@ static void dump_vtba(vtba_t *vtba, int vtl) static void dump_oem(uint8_t *oem) { - int i, j; + int i; + int j; + printf("OEM Section:\n"); for (i = 0; i < 4; i++) { printf("%02x:", i << 4); for (j = 0; j < 16; j++) - printf(" %02x", oem[(i<<4)+j]); - printf ("\n"); + printf(" %02x", oem[(i << 4) + j]); + printf("\n"); } - printf ("\n"); + printf("\n"); } static void dump_fd(char *image, int size) @@ -498,20 +499,20 @@ static void dump_fd(char *image, int size) printf("FLUMAP1: 0x%08x\n", fdb->flumap1); printf(" Intel ME VSCC Table Length (VTL): %d\n", - (fdb->flumap1 >> 8) & 0xff); + (fdb->flumap1 >> 8) & 0xff); printf(" Intel ME VSCC Table Base Address (VTBA): 0x%06x\n\n", - (fdb->flumap1 & 0xff) << 4); + (fdb->flumap1 & 0xff) << 4); dump_vtba((vtba_t *) - (image + ((fdb->flumap1 & 0xff) << 4)), - (fdb->flumap1 >> 8) & 0xff); - dump_oem((uint8_t *)image + 0xf00); + (image + ((fdb->flumap1 & 0xff) << 4)), + (fdb->flumap1 >> 8) & 0xff); + dump_oem((uint8_t *) image + 0xf00); dump_frba((frba_t *) - (image + (((fdb->flmap0 >> 16) & 0xff) << 4))); - dump_fcba((fcba_t *) (image + (((fdb->flmap0) & 0xff) << 4))); + (image + (((fdb->flmap0 >> 16) & 0xff) << 4))); + dump_fcba((fcba_t *)(image + (((fdb->flmap0) & 0xff) << 4))); dump_fpsba((fpsba_t *) - (image + (((fdb->flmap1 >> 16) & 0xff) << 4))); - dump_fmba((fmba_t *) (image + (((fdb->flmap1) & 0xff) << 4))); - dump_fmsba((fmsba_t *) (image + (((fdb->flmap2) & 0xff) << 4))); + (image + (((fdb->flmap1 >> 16) & 0xff) << 4))); + dump_fmba((fmba_t *)(image + (((fdb->flmap1) & 0xff) << 4))); + dump_fmsba((fmsba_t *)(image + (((fdb->flmap2) & 0xff) << 4))); } static void dump_layout(char *image, int size, char *layout_fname) @@ -521,8 +522,8 @@ static void dump_layout(char *image, int size, char *layout_fname) exit(EXIT_FAILURE); dump_frba_layout((frba_t *) - (image + (((fdb->flmap0 >> 16) & 0xff) << 4)), - layout_fname); + (image + (((fdb->flmap0 >> 16) & 0xff) << 4)), + layout_fname); } static void write_regions(char *image, int size) @@ -533,8 +534,7 @@ static void write_regions(char *image, int size) if (!fdb) exit(EXIT_FAILURE); - frba_t *frba = - (frba_t *) (image + (((fdb->flmap0 >> 16) & 0xff) << 4)); + frba_t *frba = (frba_t *)(image + (((fdb->flmap0 >> 16) & 0xff) << 4)); for (i = 0; i < NUM_REGIONS; i++) { region_t region = get_region(frba, i); @@ -542,13 +542,15 @@ static void write_regions(char *image, int size) if (region.size > 0) { int region_fd; region_fd = open(region_filename(i), - O_WRONLY | O_CREAT | O_TRUNC | O_BINARY, + O_WRONLY | O_CREAT | O_TRUNC | + O_BINARY, S_IRUSR | S_IWUSR | S_IRGRP | S_IROTH); if (region_fd < 0) { perror("Error while trying to open file"); exit(EXIT_FAILURE); } - if (write(region_fd, image + region.base, region.size) != region.size) + if (write(region_fd, image + region.base, region.size) + != region.size) perror("Error while writing"); close(region_fd); } @@ -557,7 +559,7 @@ static void write_regions(char *image, int size) static void write_image(char *filename, char *image, int size) { - char new_filename[FILENAME_MAX]; // allow long file names + char new_filename[FILENAME_MAX]; // allow long file names int new_fd; // - 5: leave room for ".new\0" @@ -568,8 +570,8 @@ static void write_image(char *filename, char *image, int size) // Now write out new image new_fd = open(new_filename, - O_WRONLY | O_CREAT | O_TRUNC | O_BINARY, - S_IRUSR | S_IWUSR | S_IRGRP | S_IROTH); + O_WRONLY | O_CREAT | O_TRUNC | O_BINARY, + S_IRUSR | S_IWUSR | S_IRGRP | S_IROTH); if (new_fd < 0) { perror("Error while trying to open file"); exit(EXIT_FAILURE); @@ -583,7 +585,7 @@ static void set_spi_frequency(char *filename, char *image, int size, enum spi_frequency freq) { fdbar_t *fdb = find_fd(image, size); - fcba_t *fcba = (fcba_t *) (image + (((fdb->flmap0) & 0xff) << 4)); + fcba_t *fcba = (fcba_t *)(image + (((fdb->flmap0) & 0xff) << 4)); /* clear bits 21-29 */ fcba->flcomp &= ~0x3fe00000; @@ -600,7 +602,7 @@ static void set_spi_frequency(char *filename, char *image, int size, static void set_em100_mode(char *filename, char *image, int size) { fdbar_t *fdb = find_fd(image, size); - fcba_t *fcba = (fcba_t *) (image + (((fdb->flmap0) & 0xff) << 4)); + fcba_t *fcba = (fcba_t *)(image + (((fdb->flmap0) & 0xff) << 4)); fcba->flcomp &= ~(1 << 30); set_spi_frequency(filename, image, size, SPI_FREQUENCY_20MHZ); @@ -609,7 +611,7 @@ static void set_em100_mode(char *filename, char *image, int size) static void lock_descriptor(char *filename, char *image, int size) { fdbar_t *fdb = find_fd(image, size); - fmba_t *fmba = (fmba_t *) (image + (((fdb->flmap1) & 0xff) << 4)); + fmba_t *fmba = (fmba_t *)(image + (((fdb->flmap1) & 0xff) << 4)); /* TODO: Dynamically take Platform Data Region and GbE Region * into regard. */ @@ -623,7 +625,7 @@ static void lock_descriptor(char *filename, char *image, int size) static void unlock_descriptor(char *filename, char *image, int size) { fdbar_t *fdb = find_fd(image, size); - fmba_t *fmba = (fmba_t *) (image + (((fdb->flmap1) & 0xff) << 4)); + fmba_t *fmba = (fmba_t *)(image + (((fdb->flmap1) & 0xff) << 4)); fmba->flmstr1 = 0xffff0000; fmba->flmstr2 = 0xffff0000; fmba->flmstr3 = 0x08080118; @@ -637,13 +639,13 @@ void inject_region(char *filename, char *image, int size, int region_type, fdbar_t *fdb = find_fd(image, size); if (!fdb) exit(EXIT_FAILURE); - frba_t *frba = - (frba_t *) (image + (((fdb->flmap0 >> 16) & 0xff) << 4)); + frba_t *frba = (frba_t *)(image + (((fdb->flmap0 >> 16) & 0xff) << 4)); region_t region = get_region(frba, region_type); if (region.size <= 0xfff) { - fprintf(stderr, "Region %s is disabled in target. Not injecting.\n", - region_name(region_type)); + fprintf(stderr, + "Region %s is disabled in target. Not injecting.\n", + region_name(region_type)); exit(EXIT_FAILURE); } @@ -661,21 +663,21 @@ void inject_region(char *filename, char *image, int size, int region_type, printf("File %s is %d bytes\n", region_fname, region_size); - if ( (region_size > region.size) || ((region_type != 1) && - (region_size > region.size))) { + if ((region_size > region.size) || ((region_type != 1) && + (region_size > region.size))) { fprintf(stderr, "Region %s is %d(0x%x) bytes. File is %d(0x%x)" - " bytes. Not injecting.\n", - region_name(region_type), region.size, - region.size, region_size, region_size); + " bytes. Not injecting.\n", + region_name(region_type), region.size, + region.size, region_size, region_size); exit(EXIT_FAILURE); } int offset = 0; if ((region_type == 1) && (region_size < region.size)) { fprintf(stderr, "Region %s is %d(0x%x) bytes. File is %d(0x%x)" - " bytes. Padding before injecting.\n", - region_name(region_type), region.size, - region.size, region_size, region_size); + " bytes. Padding before injecting.\n", + region_name(region_type), region.size, + region.size, region_size, region_size); offset = region.size - region_size; memset(image + region.base, 0xff, offset); } @@ -687,7 +689,7 @@ void inject_region(char *filename, char *image, int size, int region_type, } if (read(region_fd, image + region.base + offset, region_size) - != region_size) { + != region_size) { perror("Could not read file"); exit(EXIT_FAILURE); } @@ -722,8 +724,8 @@ static int regions_collide(region_t r1, region_t r2) if ((r1.size == 0) || (r2.size == 0)) return 0; - if ( ((r1.base >= r2.base) && (r1.base <= r2.limit)) || - ((r1.limit >= r2.base) && (r1.limit <= r2.limit)) ) + if (((r1.base >= r2.base) && (r1.base <= r2.limit)) || + ((r1.limit >= r2.base) && (r1.limit <= r2.limit))) return 1; return 0; @@ -734,7 +736,8 @@ void new_layout(char *filename, char *image, int size, char *layout_fname) FILE *romlayout; char tempstr[256]; char layout_region_name[256]; - int i, j; + int i; + int j; int region_number; region_t current_regions[NUM_REGIONS]; region_t new_regions[NUM_REGIONS]; @@ -746,8 +749,7 @@ void new_layout(char *filename, char *image, int size, char *layout_fname) if (!fdb) exit(EXIT_FAILURE); - frba_t *frba = - (frba_t *) (image + (((fdb->flmap0 >> 16) & 0xff) << 4)); + frba_t *frba = (frba_t *)(image + (((fdb->flmap0 >> 16) & 0xff) << 4)); for (i = 0; i < NUM_REGIONS; i++) { current_regions[i] = get_region(frba, i); @@ -766,7 +768,7 @@ void new_layout(char *filename, char *image, int size, char *layout_fname) char *tstr1, *tstr2; if (2 != fscanf(romlayout, "%255s %255s\n", tempstr, - layout_region_name)) + layout_region_name)) continue; region_number = region_num(layout_region_name); @@ -780,12 +782,12 @@ void new_layout(char *filename, char *image, int size, char *layout_fname) exit(EXIT_FAILURE); } new_regions[region_number].base = strtol(tstr1, - (char **)NULL, 16); + (char **)NULL, 16); new_regions[region_number].limit = strtol(tstr2, - (char **)NULL, 16); + (char **)NULL, 16); new_regions[region_number].size = - new_regions[region_number].limit - - new_regions[region_number].base + 1; + new_regions[region_number].limit - + new_regions[region_number].base + 1; if (new_regions[region_number].size < 0) new_regions[region_number].size = 0; @@ -799,7 +801,7 @@ void new_layout(char *filename, char *image, int size, char *layout_fname) if (new_regions[i].size < current_regions[i].size) { printf("DANGER: Region %s is shrinking.\n", - region_name(i)); + region_name(i)); printf(" The region will be truncated to fit.\n"); printf(" This may result in an unusable image.\n"); } @@ -828,7 +830,8 @@ void new_layout(char *filename, char *image, int size, char *layout_fname) memset(new_image, 0xff, new_extent); for (i = 0; i < NUM_REGIONS; i++) { int copy_size = new_regions[i].size; - int offset_current = 0, offset_new = 0; + int offset_current = 0; + int offset_new = 0; region_t current = current_regions[i]; region_t new = new_regions[i]; @@ -846,16 +849,15 @@ void new_layout(char *filename, char *image, int size, char *layout_fname) offset_current = current.size - new.size; } - printf("Copy Descriptor %d (%s) (%d bytes)\n", i, - region_name(i), copy_size); + printf("Copy Descriptor %d (%s)(%d bytes)\n", i, + region_name(i), copy_size); printf(" from %08x+%08x:%08x (%10d)\n", current.base, - offset_current, current.limit, current.size); + offset_current, current.limit, current.size); printf(" to %08x+%08x:%08x (%10d)\n", new.base, - offset_new, new.limit, new.size); + offset_new, new.limit, new.size); memcpy(new_image + new.base + offset_new, - image + current.base + offset_current, - copy_size); + image + current.base + offset_current, copy_size); } /* update new descriptor regions */ @@ -863,7 +865,7 @@ void new_layout(char *filename, char *image, int size, char *layout_fname) if (!fdb) exit(EXIT_FAILURE); - frba = (frba_t *) (new_image + (((fdb->flmap0 >> 16) & 0xff) << 4)); + frba = (frba_t *)(new_image + (((fdb->flmap0 >> 16) & 0xff) << 4)); for (i = 1; i < NUM_REGIONS; i++) { set_region(frba, i, new_regions[i]); } @@ -904,18 +906,26 @@ static void print_usage(const char *name) " -u | --unlock Unlock firmware descriptor and ME region\n" " -v | --version: print the version\n" " -h | --help: print this help\n\n" - "<region> is one of Descriptor, BIOS, ME, GbE, Platform\n" - "\n"); + "<region> is one of Descriptor, BIOS, ME, GbE, Platform\n" "\n"); } int main(int argc, char *argv[]) { int opt, option_index = 0; - int mode_dump = 0, mode_extract = 0, mode_inject = 0, mode_spifreq = 0; - int mode_em100 = 0, mode_locked = 0, mode_unlocked = 0; - int mode_layout = 0, mode_newlayout = 0; - char *region_type_string = NULL, *region_fname = NULL, *layout_fname = NULL; - int region_type = -1, inputfreq = 0; + int mode_dump = 0; + int mode_extract = 0; + int mode_inject = 0; + int mode_spifreq = 0; + int mode_em100 = 0; + int mode_locked = 0; + int mode_unlocked = 0; + int mode_layout = 0; + int mode_newlayout = 0; + char *region_type_string = NULL; + char *region_fname = NULL; + char *layout_fname = NULL; + int region_type = -1; + int inputfreq = 0; enum spi_frequency spifreq = SPI_FREQUENCY_20MHZ; static struct option long_options[] = { @@ -1017,14 +1027,16 @@ int main(int argc, char *argv[]) case 'l': mode_locked = 1; if (mode_unlocked == 1) { - fprintf(stderr, "Locking/Unlocking FD and ME are mutually exclusive\n"); + fprintf(stderr, + "Locking/Unlocking FD and ME are mutually exclusive\n"); exit(EXIT_FAILURE); } break; case 'u': mode_unlocked = 1; if (mode_locked == 1) { - fprintf(stderr, "Locking/Unlocking FD and ME are mutually exclusive\n"); + fprintf(stderr, + "Locking/Unlocking FD and ME are mutually exclusive\n"); exit(EXIT_FAILURE); } break; @@ -1042,8 +1054,8 @@ int main(int argc, char *argv[]) } if ((mode_dump + mode_layout + mode_extract + mode_inject + - mode_newlayout + (mode_spifreq | mode_em100 | mode_unlocked | - mode_locked)) > 1) { + mode_newlayout + (mode_spifreq | mode_em100 | mode_unlocked | + mode_locked)) > 1) { fprintf(stderr, "You may not specify more than one mode.\n\n"); print_usage(argv[0]); exit(EXIT_FAILURE); @@ -1101,8 +1113,7 @@ int main(int argc, char *argv[]) write_regions(image, size); if (mode_inject) - inject_region(filename, image, size, region_type, - region_fname); + inject_region(filename, image, size, region_type, region_fname); if (mode_newlayout) new_layout(filename, image, size, layout_fname); @@ -1113,7 +1124,7 @@ int main(int argc, char *argv[]) if (mode_em100) set_em100_mode(filename, image, size); - if(mode_locked) + if (mode_locked) lock_descriptor(filename, image, size); if (mode_unlocked)

1 0

Patch merged into coreboot/master: e1cc3ab nvidia/ck804: Add ability to bypass register 0x78 initialization
by gerrit＠coreboot.org 28 Jan '15

28 Jan '15

the following patch was just integrated into master: commit e1cc3abb026c7da11c381236eb6c9b3c70374cb7 Author: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Date: Sat Jan 24 13:46:46 2015 -0600 nvidia/ck804: Add ability to bypass register 0x78 initialization On the ASUS KFSN4-DRE initializing CK804 0x78 causes an almost immediate soft reset. Leaving the register at its power-on default value appears to have no ill effect on that same board. Change-Id: I833603adea580cb3f4441e35044d1e17d2d67852 Signed-off-by: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/8272 Reviewed-by: Alexandru Gagniuc <mr.nuke.me(a)gmail.com> Tested-by: build bot (Jenkins) See http://review.coreboot.org/8272 for details. -gerrit

1 0

Patch merged into coreboot/master: 82982a1 amd/amdfam10: Enhance resource debugging when enabled
by gerrit＠coreboot.org 28 Jan '15

28 Jan '15

the following patch was just integrated into master: commit 82982a130c73d7a656a70303793cb7c9da7c12d9 Author: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Date: Fri Jan 23 20:26:31 2015 -0600 amd/amdfam10: Enhance resource debugging when enabled Change-Id: Ie39652bded9a42d1d816ca5198db59a83e5c083a Signed-off-by: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/8266 Reviewed-by: Alexandru Gagniuc <mr.nuke.me(a)gmail.com> Reviewed-by: Paul Menzel <paulepanter(a)users.sourceforge.net> Tested-by: build bot (Jenkins) See http://review.coreboot.org/8266 for details. -gerrit

1 0

Patch set updated for coreboot: 484cee3 nvidia/ck804: Add ability to enable/disable PCIe PME# wake events
by Timothy Pearson 28 Jan '15

28 Jan '15

Timothy Pearson (tpearson(a)raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8283 -gerrit commit 484cee320323430e51ffc767e29164c85cc141bf Author: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Date: Mon Jan 26 02:15:57 2015 -0600 nvidia/ck804: Add ability to enable/disable PCIe PME# wake events Change-Id: Ie2937dd220464e3b168aa8a50a57c03b6258c189 Signed-off-by: Timothy Pearson <tpearson(a)raptorengineeringinc.com> --- src/southbridge/nvidia/ck804/Kconfig | 4 ++++ src/southbridge/nvidia/ck804/early_setup.c | 6 ++++++ src/southbridge/nvidia/ck804/early_setup_car.c | 6 ++++++ 3 files changed, 16 insertions(+) diff --git a/src/southbridge/nvidia/ck804/Kconfig b/src/southbridge/nvidia/ck804/Kconfig index 83c427c..4126355 100644 --- a/src/southbridge/nvidia/ck804/Kconfig +++ b/src/southbridge/nvidia/ck804/Kconfig @@ -30,6 +30,10 @@ config CK804B_PCI_E_X int default 4 +config CK804_PCIE_PME_WAKE + bool "Enable system wake on PCIe PME# signal" + default n + config CK804_NUM int default 1 diff --git a/src/southbridge/nvidia/ck804/early_setup.c b/src/southbridge/nvidia/ck804/early_setup.c index 792644e..b82c144 100644 --- a/src/southbridge/nvidia/ck804/early_setup.c +++ b/src/southbridge/nvidia/ck804/early_setup.c @@ -292,6 +292,12 @@ static void ck804_early_setup(void) #endif #endif +#if IS_ENABLED(CONFIG_CK804_PCIE_PME_WAKE) + RES_PCI_IO, PCI_ADDR(0, 1, 0, 0xe4), 0xffffffff, 0x00400000, +#else + RES_PCI_IO, PCI_ADDR(0, 1, 0, 0xe4), 0xffbfffff, 0x00000000, +#endif + #ifdef CK804_MB_SETUP CK804_MB_SETUP #endif diff --git a/src/southbridge/nvidia/ck804/early_setup_car.c b/src/southbridge/nvidia/ck804/early_setup_car.c index 8f55b43..c125a66 100644 --- a/src/southbridge/nvidia/ck804/early_setup_car.c +++ b/src/southbridge/nvidia/ck804/early_setup_car.c @@ -220,6 +220,12 @@ static void ck804_early_setup(unsigned ck804_num, unsigned *busn, RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0 + 0x0d, ~(0xff), ((0 << 4) | (2 << 2) | (0 << 0)), RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0 + 0x1a, ~(0xff), ((0 << 4) | (2 << 2) | (0 << 0)), #endif + +#if IS_ENABLED(CONFIG_CK804_PCIE_PME_WAKE) + RES_PCI_IO, PCI_ADDR(0, 1, 0, 0xe4), 0xffffffff, 0x00400000, +#else + RES_PCI_IO, PCI_ADDR(0, 1, 0, 0xe4), 0xffbfffff, 0x00000000, +#endif }; static const unsigned int ctrl_conf_multiple[] = {

1 0

Patch set updated for coreboot: b9a6ae9 nvidia/ck804: Fix FTBFS with AMD Family 10h systems
by Timothy Pearson 28 Jan '15

28 Jan '15

Timothy Pearson (tpearson(a)raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8269 -gerrit commit b9a6ae99347e94a3fbaac4cf0f4970f7dfa6eebe Author: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Date: Fri Jan 23 20:29:46 2015 -0600 nvidia/ck804: Fix FTBFS with AMD Family 10h systems The build failure stems from a missing function being called via a chain including setup_ss_table(), set_ht_link_ck804(), and st_ht_link_buffer_counts_chain(); the latter function is only available in the AMD K8 code. It appears that a bunch of K8-specific code snuck into the CK804 and MCP55 southbridge code in GIT commit 968bbe89 and GIT commit d4b278c0. Change-Id: I85d005edba44c503c49917d4b928e5c9c5900059 Signed-off-by: Timothy Pearson <tpearson(a)raptorengineeringinc.com> --- src/southbridge/nvidia/ck804/early_setup_car.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/src/southbridge/nvidia/ck804/early_setup_car.c b/src/southbridge/nvidia/ck804/early_setup_car.c index 9ba98c9..45b94a4 100644 --- a/src/southbridge/nvidia/ck804/early_setup_car.c +++ b/src/southbridge/nvidia/ck804/early_setup_car.c @@ -1,6 +1,8 @@ /* * This file is part of the coreboot project. * + * Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering + * * Copyright (C) 2004 Tyan Computer * Written by Yinghai Lu <yhlu(a)tyan.com> for Tyan Computer. * @@ -18,6 +20,11 @@ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA */ +#if !IS_ENABLED(CONFIG_NORTHBRIDGE_AMD_AMDK8) +/* Someone messed up and snuck in some K8-specific code */ +static int set_ht_link_buffer_counts_chain(uint8_t ht_c_num, unsigned vendorid, unsigned val) { return 0; /* stub */}; +#endif + static int set_ht_link_ck804(u8 ht_c_num) { unsigned vendorid = 0x10de;

1 0

Patch set updated for coreboot: d830cbf amd/amdfam10: Add runtime ACPI _PSS generation
by Timothy Pearson 28 Jan '15

28 Jan '15

Timothy Pearson (tpearson(a)raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8284 -gerrit commit d830cbfbf610c641542f66dbe4a7583af9fa0d80 Author: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Date: Mon Jan 26 17:53:22 2015 -0600 amd/amdfam10: Add runtime ACPI _PSS generation Skeleton and ACPI generator interface taken from model_fxx powernow_acpi.c Small portions of FIDVID MSR code taken from model_10xxx fidvid.c Nearly completely rewritten for the P-state-based K10 CPU TEST: KFSN4-DRE with dual Opteron 8356 CPUs Verified CPU per-core dynamic state change with system load Verified reported P-state count and frequencies Stress-tested each CPU (all cores simultaneously) to verify proper P0 transition and configuration. Change-Id: Icf620ec96a3f163b62d96b5988184996641dd439 Signed-off-by: Timothy Pearson <tpearson(a)raptorengineeringinc.com> --- src/cpu/amd/model_10xxx/powernow_acpi.c | 228 +++++++++++++++++++++++++++++++- 1 file changed, 225 insertions(+), 3 deletions(-) diff --git a/src/cpu/amd/model_10xxx/powernow_acpi.c b/src/cpu/amd/model_10xxx/powernow_acpi.c index 97f2d16..e4e0289 100644 --- a/src/cpu/amd/model_10xxx/powernow_acpi.c +++ b/src/cpu/amd/model_10xxx/powernow_acpi.c @@ -1,8 +1,9 @@ /* * This file is part of the coreboot project. * - * Copyright (C) 2008 Advanced Micro Devices, Inc. + * Copyright (C) 2007-2008 Advanced Micro Devices, Inc. * Copyright (C) 2009 Rudolf Marek <r.marek(a)assembler.cz> + * Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by @@ -23,9 +24,230 @@ #include <cpu/x86/msr.h> #include <arch/acpigen.h> #include <cpu/amd/powernow.h> +#include <device/pci.h> +#include <device/pci_ids.h> +#include <cpu/x86/msr.h> +#include <cpu/amd/mtrr.h> +#include <cpu/amd/amdfam10_sysconf.h> +#include <arch/cpu.h> +#include <northbridge/amd/amdht/AsPsDefs.h> + +static void write_pstates_for_core(u8 pstate_num, u16 *pstate_feq, u32 *pstate_power, + u32 *pstate_latency, u32 *pstate_control, + u32 *pstate_status, int coreID, + u32 pcontrol_blk, u8 plen, u8 onlyBSP) +{ + int i; + + if ((onlyBSP) && (coreID != 0)) { + plen = 0; + pcontrol_blk = 0; + } + + acpigen_write_processor(coreID, pcontrol_blk, plen); + acpigen_write_empty_PCT(); + acpigen_write_name("_PSS"); + + /* add later to total sum */ + acpigen_write_package(pstate_num); + + for (i = 0;i < pstate_num; i++) + acpigen_write_PSS_package(pstate_feq[i], + pstate_power[i], + pstate_latency[i], + pstate_latency[i], + pstate_control[i], + pstate_status[i]); + + /* update the package size */ + acpigen_pop_len(); + + acpigen_write_PPC(pstate_num); + /* patch the whole Processor token length */ + acpigen_pop_len(); +} + +/* +* For details of this algorithm, please refer to the BDKG 3.62 page 69 +*/ +static void pstates_algorithm(u32 pcontrol_blk, u8 plen, u8 onlyBSP) +{ + u8 processor_brand[49]; + u32 *v; + struct cpuid_result cpuid1; + + u16 Pstate_feq[10]; + u32 Pstate_power[10]; + u32 Pstate_latency[10]; + u32 Pstate_control[10]; + u32 Pstate_status[10]; + u8 Pstate_num; + u8 cmp_cap; + u8 index; + msr_t msr; + + /* Get the Processor Brand String using cpuid(0x8000000x) command x=2,3,4 */ + cpuid1 = cpuid(0x80000002); + v = (u32 *) processor_brand; + v[0] = cpuid1.eax; + v[1] = cpuid1.ebx; + v[2] = cpuid1.ecx; + v[3] = cpuid1.edx; + cpuid1 = cpuid(0x80000003); + v[4] = cpuid1.eax; + v[5] = cpuid1.ebx; + v[6] = cpuid1.ecx; + v[7] = cpuid1.edx; + cpuid1 = cpuid(0x80000004); + v[8] = cpuid1.eax; + v[9] = cpuid1.ebx; + v[10] = cpuid1.ecx; + v[11] = cpuid1.edx; + processor_brand[48] = 0; + printk(BIOS_INFO, "processor_brand=%s\n", processor_brand); + + /* + * Based on the CPU socket type,cmp_cap and pwr_lmt , get the power limit. + * socket_type : 0x10 SocketF; 0x11 AM2/ASB1 ; 0x12 S1G1 + * cmp_cap : 0x0 SingleCore ; 0x1 DualCore ; 0x2 TripleCore ; 0x3 QuadCore ; 0x5 QuintupleCore ; 0x6 HexCore + */ + printk(BIOS_INFO, "Pstates Algorithm ...\n"); + cmp_cap = + (pci_read_config16(dev_find_slot(0, PCI_DEVFN(0x18, 3)), 0xE8) & + 0x7000) >> 12; + + Pstate_num = 0; + + /* See if the CPUID(0x80000007) returned EDX[7]==1b */ + cpuid1 = cpuid(0x80000007); + if ((cpuid1.edx & 0x80) != 0x80) { + printk(BIOS_INFO, "No valid set of P-states\n"); + goto write_pstates; + } + + uint32_t dtemp; + uint8_t pviModeFlag; + uint8_t Pstate_max; + uint8_t cpufid; + uint8_t cpudid; + uint8_t cpuvid; + uint8_t cpuidd; + uint8_t cpuidv; + uint8_t power_step_up; + uint8_t power_step_down; + uint8_t pll_lock_time; + uint32_t expanded_cpuidv; + uint32_t core_frequency; + uint32_t core_power; + uint32_t core_latency; + uint32_t core_voltage; /* multiplied by 10000 */ + + /* Determine if this is a PVI or SVI system */ + dtemp = pci_read_config32(dev_find_slot(0, PCI_DEVFN(0x18, 3)), 0xA0); + + if (dtemp & PVI_MODE) + pviModeFlag = 1; + else + pviModeFlag = 0; + + /* Get PSmax's index */ + msr = rdmsr(0xC0010061); + Pstate_max = (uint8_t) ((msr.lo >> PS_MAX_VAL_SHFT) & BIT_MASK_3); + + /* Determine if all enabled Pstates have the same fidvid */ + uint8_t i; + uint8_t cpufid_prev = (rdmsr(0xC0010064).lo & 0x3f); + uint8_t all_enabled_cores_have_same_cpufid = 1; + for (i = 1; i < Pstate_max; i++) { + cpufid = rdmsr(0xC0010064 + i).lo & 0x3f; + if (cpufid != cpufid_prev) { + all_enabled_cores_have_same_cpufid = 0; + break; + } + } + + /* Populate tables with all Pstate information */ + for (Pstate_num = 0; Pstate_num < Pstate_max; Pstate_num++) { + /* Get power state information */ + msr = rdmsr(0xC0010064 + Pstate_num); + cpufid = (msr.lo & 0x3f); + cpudid = (msr.lo & 0x1c0) >> 6; + cpuvid = (msr.lo & 0xfe00) >> 9; + cpuidd = (msr.hi & 0xff); + cpuidv = (msr.hi & 0x300) >> 8; + core_frequency = (100 * (cpufid + 0x10)) / (0x01 << cpudid); + if (pviModeFlag) { + if (cpuvid >= 0x20) { + core_voltage = 7625 - (((cpuvid - 0x20) * 10000) / 80); + } + else { + core_voltage = 15500 - ((cpuvid * 10000) / 40); + } + } + else { + cpuvid = cpuvid & 0x7f; + if (cpuvid >= 0x7c) + core_voltage = 0; + else + core_voltage = 15500 - ((cpuvid * 10000) / 80); + } + switch (cpuidv) { + case 0x0: + expanded_cpuidv = 1; + break; + case 0x1: + expanded_cpuidv = 10; + break; + case 0x2: + expanded_cpuidv = 100; + break; + case 0x3: + expanded_cpuidv = 1000; + break; + } + core_power = (core_voltage * cpuidd) / (expanded_cpuidv * 10); + + /* Calculate transition latency */ + dtemp = pci_read_config32(dev_find_slot(0, PCI_DEVFN(0x18, 3)), 0xD4); + power_step_up = (dtemp & 0xf000000) >> 24; + power_step_down = (dtemp & 0xf00000) >> 20; + dtemp = pci_read_config32(dev_find_slot(0, PCI_DEVFN(0x18, 3)), 0xA0); + pll_lock_time = (pll_lock_time & 0x3800) >> 11; + if (all_enabled_cores_have_same_cpufid) + core_latency = ((12 * power_step_down) + power_step_up) / 1000; + else + core_latency = (12 * (power_step_down + power_step_up) / 1000) + + pll_lock_time; + + Pstate_feq[Pstate_num] = core_frequency; + Pstate_power[Pstate_num] = core_power; + Pstate_latency[Pstate_num] = core_latency; + Pstate_control[Pstate_num] = Pstate_num; + Pstate_status[Pstate_num] = Pstate_num; + } + + /* Print Pstate frequency, power, and latency */ + for (index = 0; index < Pstate_num; index++) { + printk(BIOS_INFO, "Pstate_freq[%d] = %dMHz\t", index, + Pstate_feq[index]); + printk(BIOS_INFO, "Pstate_power[%d] = %dmw\n", index, + Pstate_power[index]); + printk(BIOS_INFO, "Pstate_latency[%d] = %dus\n", index, + Pstate_latency[index]); + } + +write_pstates: + for (index = 0; index < (cmp_cap + 1); index++) + write_pstates_for_core(Pstate_num, Pstate_feq, Pstate_power, + Pstate_latency, Pstate_control, Pstate_status, + index, pcontrol_blk, plen, onlyBSP); +} -/* FIXME: this should be implemented but right now all boards hardcode it. */ void amd_generate_powernow(u32 pcontrol_blk, u8 plen, u8 onlyBSP) { - return; + char pscope[] = "\\_PR"; + + acpigen_write_scope(pscope); + pstates_algorithm(pcontrol_blk, plen, onlyBSP); + acpigen_pop_len(); }

1 0

Patch set updated for coreboot: 528647f nvidia/ck804: Enable AMD K10 dynamic ACPI _PSS objects
by Timothy Pearson 28 Jan '15

28 Jan '15

Timothy Pearson (tpearson(a)raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8285 -gerrit commit 528647fc64e38e7b5a9e571c2d4a104a59fa0fe1 Author: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Date: Tue Jan 27 01:44:37 2015 -0600 nvidia/ck804: Enable AMD K10 dynamic ACPI _PSS objects Change-Id: I682e6c34d059ae21f9767302659bdfdbea86bcc8 Signed-off-by: Timothy Pearson <tpearson(a)raptorengineeringinc.com> --- src/southbridge/nvidia/ck804/lpc.c | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/src/southbridge/nvidia/ck804/lpc.c b/src/southbridge/nvidia/ck804/lpc.c index b24da6d..105f5cb 100644 --- a/src/southbridge/nvidia/ck804/lpc.c +++ b/src/southbridge/nvidia/ck804/lpc.c @@ -35,6 +35,7 @@ #include <cpu/x86/lapic.h> #include <stdlib.h> #include <assert.h> +#include <cpu/amd/powernow.h> #include "ck804.h" #define CK804_CHIP_REV 2 @@ -317,11 +318,21 @@ static void ck804_lpc_enable_resources(device_t dev) ck804_lpc_enable_childrens_resources(dev); } +#if IS_ENABLED(CONFIG_HAVE_ACPI_TABLES) && IS_ENABLED(CONFIG_PER_DEVICE_ACPI_TABLES) + +static void southbridge_acpi_fill_ssdt_generator(void) +{ + amd_generate_powernow(0, 0, 0); +} + +#endif + static struct device_operations lpc_ops = { .read_resources = ck804_lpc_read_resources, .set_resources = ck804_lpc_set_resources, .enable_resources = ck804_lpc_enable_resources, #if IS_ENABLED(CONFIG_HAVE_ACPI_TABLES) + .acpi_fill_ssdt_generator = southbridge_acpi_fill_ssdt_generator, .write_acpi_tables = acpi_write_hpet, #endif .init = lpc_init,

1 0

Patch set updated for coreboot: ba19b7b mainboards: Add support for the Asus KFSN4-DRE series of motherboards
by Timothy Pearson 28 Jan '15

28 Jan '15

Timothy Pearson (tpearson(a)raptorengineeringinc.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/8270 -gerrit commit ba19b7b1995fe808305d7b0d46d877141efb73c1 Author: Timothy Pearson <tpearson(a)raptorengineeringinc.com> Date: Fri Jan 23 20:35:48 2015 -0600 mainboards: Add support for the Asus KFSN4-DRE series of motherboards Status: Tested with KFSN4-DRE PCB v1.04G Booted Ubuntu Linux 14.04 and all onboard peripherals appear to work. Dual Opteron 8347 CPUs tested with 8GB RAM (4GB per bank). Dual Opteron 8356 CPUs tested with 1GB RAM in slot A1. AMD PowerNow! functions correctly via ACPI. Video, network, USB, SATA, and serial have received thorough testing. Known issues: RAM initialization is a bit flaky with multiple high-density modules; this could be a generic MCT training issue but is probably bad hardware. The XGI Volari option ROM crashes SeaBIOS v1.7.5, but the video device works after Linux boots and initializes the device. Suspend/resume functions at the S1 level but sometimes hangs on resume. Wake on LAN can be flaky; the strap(s) needed to have WoL work on power application were not physically installed by ASUS so the board needs to boot at least once after power application before it will work. Change-Id: I0709f822eea8ed877f55db9443143028a5400472 Signed-off-by: Timothy Pearson <tpearson(a)raptorengineeringinc.com> --- src/mainboard/asus/Kconfig | 3 + src/mainboard/asus/kfsn4-dre/Kconfig | 108 +++ src/mainboard/asus/kfsn4-dre/acpi/pm_ctrl.asl | 245 +++++++ src/mainboard/asus/kfsn4-dre/acpi_tables.c | 70 ++ src/mainboard/asus/kfsn4-dre/board_info.txt | 5 + src/mainboard/asus/kfsn4-dre/cmos.layout | 118 ++++ src/mainboard/asus/kfsn4-dre/devicetree.cb | 121 ++++ src/mainboard/asus/kfsn4-dre/dsdt.asl | 951 ++++++++++++++++++++++++++ src/mainboard/asus/kfsn4-dre/get_bus_conf.c | 133 ++++ src/mainboard/asus/kfsn4-dre/irq_tables.c | 208 ++++++ src/mainboard/asus/kfsn4-dre/mptable.c | 156 +++++ src/mainboard/asus/kfsn4-dre/resourcemap.c | 284 ++++++++ src/mainboard/asus/kfsn4-dre/romstage.c | 382 +++++++++++ src/mainboard/asus/kfsn4-dre/spd_notes.txt | 49 ++ 14 files changed, 2833 insertions(+) diff --git a/src/mainboard/asus/Kconfig b/src/mainboard/asus/Kconfig index edd8f5d..9bc4e35 100644 --- a/src/mainboard/asus/Kconfig +++ b/src/mainboard/asus/Kconfig @@ -33,6 +33,8 @@ config BOARD_ASUS_F2A85_M bool "F2A85-M" config BOARD_ASUS_F2A85_M_LE bool "F2A85-M LE" +config BOARD_ASUS_KFSN4_DRE + bool "KFSN4-DRE" config BOARD_ASUS_K8V_X bool "K8V-X" config BOARD_ASUS_M2N_E @@ -76,6 +78,7 @@ source "src/mainboard/asus/a8v-e_deluxe/Kconfig" source "src/mainboard/asus/f2a85-m/Kconfig" source "src/mainboard/asus/f2a85-m_le/Kconfig" source "src/mainboard/asus/k8v-x/Kconfig" +source "src/mainboard/asus/kfsn4-dre/Kconfig" source "src/mainboard/asus/m2n-e/Kconfig" source "src/mainboard/asus/m2v/Kconfig" source "src/mainboard/asus/m2v-mx_se/Kconfig" diff --git a/src/mainboard/asus/kfsn4-dre/Kconfig b/src/mainboard/asus/kfsn4-dre/Kconfig new file mode 100644 index 0000000..07e01fd --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/Kconfig @@ -0,0 +1,108 @@ +if BOARD_ASUS_KFSN4_DRE + +config BOARD_SPECIFIC_OPTIONS # dummy + def_bool y + select CPU_AMD_SOCKET_F_1207 + select DIMM_DDR2 + select DIMM_REGISTERED + select NORTHBRIDGE_AMD_AMDFAM10 + select SOUTHBRIDGE_NVIDIA_CK804 + select SUPERIO_WINBOND_W83627THG + select PARALLEL_CPU_INIT + select HAVE_HARD_RESET + select HAVE_OPTION_TABLE + select HAVE_PIRQ_TABLE + select HAVE_MP_TABLE + select HAVE_ACPI_TABLES + select LIFT_BSP_APIC_ID + select BOARD_ROMSIZE_KB_1024 + select ENABLE_APIC_EXT_ID + select AMDMCT + select MMCONF_SUPPORT_DEFAULT + +config MAINBOARD_DIR + string + default asus/kfsn4-dre + +config DCACHE_RAM_BASE + hex + default 0xc4000 + +config DCACHE_RAM_SIZE + hex + default 0x0c000 + +config APIC_ID_OFFSET + hex + default 0 + +config SB_HT_CHAIN_ON_BUS0 + int + default 1 + +config MAINBOARD_PART_NUMBER + string + default "KFSN4-DRE" + +config HW_MEM_HOLE_SIZEK + hex + default 0x100000 + +config PCI_64BIT_PREF_MEM + bool + default n + +config MAX_CPUS + int + default 8 + +config MAX_PHYSICAL_CPUS + int + default 2 + +config HT_CHAIN_UNITID_BASE + hex + default 0x0 + +config HT_CHAIN_END_UNITID_BASE + hex + default 0x20 + +config IRQ_SLOT_COUNT + int + default 13 + +config AMD_UCODE_PATCH_FILE + string + default "mc_patch_01000095.h" + +config CK804_PCI_E_X + int + default 1 + +config CK804_PCIE_PME_WAKE + bool + default y + +config DRIVERS_PS2_KEYBOARD + bool + default y + +config ONBOARD_VGA_IS_PRIMARY + bool + default y + +config VGA_BIOS + bool + default n + +config VGA_BIOS_ID + string + depends on VGA_BIOS + default "18ca:0020" + +config AMDMCT_BACKGROUND_SCRUB_RATE + hex + default 0x06 + +endif # BOARD_ASUS_KFSN4_DRE diff --git a/src/mainboard/asus/kfsn4-dre/acpi/pm_ctrl.asl b/src/mainboard/asus/kfsn4-dre/acpi/pm_ctrl.asl new file mode 100644 index 0000000..c55835e --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/acpi/pm_ctrl.asl @@ -0,0 +1,245 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering + * Copyright (C) 2010 - 2012 Advanced Micro Devices, Inc. + * Copyright (C) 2004 Nick Barker <Nick.Barker9(a)btinternet.com> + * Copyright (C) 2007, 2008 Rudolf Marek <r.marek(a)assembler.cz> + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +/* + * WARNING: Sleep/Wake is a work in progress and is still somewhat flaky! + */ + + /* SuperIO control port */ + Name (SPIO, 0x2E) + + /* SuperIO control map */ + OperationRegion (SPIM, SystemIO, SPIO, 0x02) + Field (SPIM, ByteAcc, NoLock, Preserve) { + INDX, 8, + DATA, 8 + } + + /* SuperIO control registers */ + IndexField (INDX, DATA, ByteAcc, NoLock, Preserve) { + Offset (0x07), + CR07, 8, /* Logical device number */ + Offset (0x2C), + CR2C, 8, /* GPIO3 multiplexed pin selection */ + Offset (0x30), + CR30, 8, /* Logical device activation control register */ + Offset (0xE0), + CRE0, 8, /* Wake control register */ + Offset (0xE6), + CRE6, 8, /* Mouse wake event configuration register */ + Offset (0xF1), + CRF1, 8, /* GPIO3 data register */ + Offset (0xF3), + CRF3, 8, /* SUSLED mode register */ + Offset (0xF6), + CRF6, 8, /* SMI/PME event generation control register */ + Offset (0xF9), + CRF9, 8, /* ACPI PME configuration register */ + } + + /* Southbridge control ports */ + /* Both are offsets from PM base address (0x2000) */ + Name (SBC1, 0x2090) /* Offset 0x90 */ + Name (SBC2, 0x2400) /* Offset 0x400 */ + + /* Southbridge control maps */ + OperationRegion (SBM1, SystemIO, SBC1, 0x10) + Field (SBM1, ByteAcc, NoLock, Preserve) { + S1CT, 2, + Offset (0x04), + S3CT, 2, + Offset (0x08), + S4CT, 2, + Offset (0x0C), + S5CT, 2, + } + OperationRegion (SBM2, SystemIO, SBC2, 0x08) + Field (SBM2, ByteAcc, NoLock, Preserve) { + , 15, + PS1S, 1, + , 31, + PS1E, 1, + } + + /* Wake status package */ + Name(WKST,Package(){Zero, Zero}) + + /* + * \_WAK System Wake method + * + * Entry: + * Arg0=The value of the sleeping state S1=1, S2=2 + * + * Exit: + * Return package of 2 DWords + * Dword 1 - Status + * 0x00000000 wake succeeded + * 0x00000001 Wake was signaled but failed due to lack of power + * 0x00000002 Wake was signaled but failed due to thermal condition + * Dword 2 - Power Supply state + * if non-zero the effective S-state the power supply entered + */ + Method(\_WAK, 1) { + /* Set up LEDs */ + /* Access SuperIO GPIO3/GPIO4 device */ + Store(0x87, INDX) + Store(0x87, INDX) + Store(0x09, CR07) + + /* Set GPIO3 pin 64 (power LED) to GP37 mode */ + And(CR2C, 0xF3, Local0) + Or(Local0, 0x04, CR2C) + + /* Set power LED to steady on */ + Or(CRF1, 0x80, CRF1) + + /* Restore default SuperIO access */ + Store(0xAA, INDX) + + /* Configure SuperIO for wake */ + /* Access SuperIO ACPI device */ + Store(0x87, INDX) + Store(0x87, INDX) + Store(0x0A, CR07) + + if (LEqual(Arg0, One)) /* Resuming from power state S1 */ + { + /* Set power management to SMI mode and disable SMI events */ + And(CRF9, 0xFA, CRF9) + + /* Deactivate the ACPI device */ + Store(Zero, CR30) + + /* Disable PS/2 SMI/PME events */ + And(CRF6, 0xCF, CRF6) + } + if (Lor(LEqual(Arg0, 0x03), LEqual(Arg0, 0x04))) /* Resuming from power state S3 or S4 */ + { + /* Disable PS/2 wake */ + And(CRE0, 0x1D, CRE0) + And(CRE6, 0x7F, CRE6) + } + + /* Restore default SuperIO access */ + Store(0xAA, INDX) + + /* Configure southbridge for wake */ + Store(Zero, PS1E) + Store(0x02, S1CT) + Store(0x02, S3CT) + Store(0x02, S4CT) + Store(0x02, S5CT) + Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + + Return(WKST) + } /* End Method(\_WAK) */ + + /* + * \_PTS - Prepare to Sleep method + * + * Entry: + * Arg0=The value of the sleeping state S1=1, S2=2, etc + * + * Exit: + * -none- + * + * The _PTS control method is executed at the beginning of the sleep process + * for S1-S5. The sleeping value is passed to the _PTS control method. This + * control method may be executed a relatively long time before entering the + * sleep state and the OS may abort the operation without notification to + * the ACPI driver. This method cannot modify the configuration or power + * state of any device in the system. + */ + Method(\_PTS, 1) { + /* Set up LEDs */ + if (LEqual(Arg0, One)) /* Power state S1 requested */ + { + /* Access SuperIO GPIO3/GPIO4 device */ + Store(0x87, INDX) + Store(0x87, INDX) + Store(0x09, CR07) + + /* Set GPIO3 pin 64 (power LED) to SUSLED mode */ + And(CR2C, 0xF3, CR2C) + + /* Set suspend LED to 1Hz toggle pulse with 50% duty cycle */ + Or(CRF3, 0x80, CRF3) + + /* Restore default SuperIO access */ + Store(0xAA, INDX) + } + + /* Configure SuperIO for sleep */ + /* Access SuperIO ACPI device */ + Store(0x87, INDX) + Store(0x87, INDX) + Store(0x0A, CR07) + + /* Disable PS/2 wakeup and connect PANSW_IN to PANSW_OUT */ + And(CRE0, 0x1F, CRE0) + + if (LEqual(Arg0, One)) /* Power state S1 requested */ + { + /* Set power management to PME mode and enable PME events */ + Or(CRF9, 0x05, CRF9) + + /* Activate the ACPI device */ + Store(One, CR30) + + /* Enable PS/2 keyboard SMI/PME events */ + And(CRF6, 0xEF, CRF6) + + /* Enable PS/2 keyboard wake */ + Or(CRE0, 0x40, CRE0) + + /* Enable PS/2 mouse SMI/PME events */ + And(CRF6, 0xDF, CRF6) + + /* Enable PS/2 mouse wake */ + Or(CRE0, 0x20, CRE0) + } + else { + /* Enable PS/2 keyboard wake on any keypress */ + Or(CRE0, 0x41, CRE0) + + /* Enable PS/2 mouse wake on any click */ + Or(CRE0, 0x22, CRE0) + Or(CRE6, 0x80, CRE6) + } + + /* Restore default SuperIO access */ + Store(0xAA, INDX) + + /* Configure southbridge for sleep */ + Store(One, PS1S) + Store(One, PS1E) + + /* On older chips, clear PciExpWakeDisEn */ + /*if (LLessEqual(\_SB.SBRI, 0x13)) { + * Store(0,\_SB.PWDE) + *} + */ + + /* Clear wake status structure. */ + Store(0, Index(WKST,0)) + Store(0, Index(WKST,1)) + } /* End Method(\_PTS) */ diff --git a/src/mainboard/asus/kfsn4-dre/acpi_tables.c b/src/mainboard/asus/kfsn4-dre/acpi_tables.c new file mode 100644 index 0000000..85e01db --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/acpi_tables.c @@ -0,0 +1,70 @@ +/* + * ACPI support + * written by Stefan Reinauer <stepan(a)openbios.org> + * (C) 2005 Stefan Reinauer + * + * + * Copyright 2005 AMD + * 2005.9 yhlu modify that to more dynamic for AMD Opteron Based MB + */ + +#include <console/console.h> +#include <string.h> +#include <assert.h> +#include <arch/acpi.h> +#include <arch/io.h> +#include <arch/smp/mpspec.h> +#include <device/pci.h> +#include <device/pci_ids.h> +#include <cpu/x86/msr.h> +#include <cpu/amd/mtrr.h> +#include <cpu/amd/amdfam10_sysconf.h> + +/* APIC */ +unsigned long acpi_fill_madt(unsigned long current) +{ + device_t dev; + struct resource *res; + + /* create all subtables for processors */ + current = acpi_create_madt_lapics(current); + + /* Write NVIDIA CK804 IOAPIC. */ + dev = dev_find_slot(0x0, PCI_DEVFN(sysconf.sbdn + 0x1, 0)); + ASSERT(dev != NULL); + + res = find_resource(dev, PCI_BASE_ADDRESS_1); + ASSERT(res != NULL); + + current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *)current, + CONFIG_MAX_CPUS * CONFIG_MAX_PHYSICAL_CPUS, res->base, 0); + + /* Initialize interrupt mapping if mptable.c didn't. */ +#if (!CONFIG_GENERATE_MP_TABLE) + /* Copied from mptable.c */ + /* Enable interrupts for commonly used devices (USB, SATA, etc.) */ + pci_write_config32(dev, 0x7c, 0x0d800018); + pci_write_config32(dev, 0x80, 0xd8002009); + pci_write_config32(dev, 0x84, 0x00000001); +#endif + +// /* IRQ of timer (override IRQ0 --> APIC IRQ2) */ +// current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) +// current, 0, 0, 2, 0); + /* IRQ9 */ + current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) + current, 0, 9, 9, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_HIGH); + /* IRQ14 */ + current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) + current, 0, 14, 14, MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH); + /* IRQ15 */ + current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) + current, 0, 15, 15, MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH); + + /* create all subtables for processors */ + /* acpi_create_madt_lapic_nmis returns current, not size. */ + current = acpi_create_madt_lapic_nmis(current, + MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH, 1); + + return current; +} diff --git a/src/mainboard/asus/kfsn4-dre/board_info.txt b/src/mainboard/asus/kfsn4-dre/board_info.txt new file mode 100644 index 0000000..788888e --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/board_info.txt @@ -0,0 +1,5 @@ +Category: server +ROM package: PLCC-32 +ROM protocol: LPC +ROM socketed: y +Flashrom support: y \ No newline at end of file diff --git a/src/mainboard/asus/kfsn4-dre/cmos.layout b/src/mainboard/asus/kfsn4-dre/cmos.layout new file mode 100644 index 0000000..3bb6df3 --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/cmos.layout @@ -0,0 +1,118 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering +## Copyright (C) 2007 AMD +## Written by Yinghai Lu <yinghailu(a)amd.com> for AMD. +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License as published by +## the Free Software Foundation; either version 2 of the License, or +## (at your option) any later version. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## + +entries + +#start-bit length config config-ID name +#0 8 r 0 seconds +#8 8 r 0 alarm_seconds +#16 8 r 0 minutes +#24 8 r 0 alarm_minutes +#32 8 r 0 hours +#40 8 r 0 alarm_hours +#48 8 r 0 day_of_week +#56 8 r 0 day_of_month +#64 8 r 0 month +#72 8 r 0 year +#80 4 r 0 rate_select +#84 3 r 0 REF_Clock +#87 1 r 0 UIP +#88 1 r 0 auto_switch_DST +#89 1 r 0 24_hour_mode +#90 1 r 0 binary_values_enable +#91 1 r 0 square-wave_out_enable +#92 1 r 0 update_finished_enable +#93 1 r 0 alarm_interrupt_enable +#94 1 r 0 periodic_interrupt_enable +#95 1 r 0 disable_clock_updates +#96 288 r 0 temporary_filler +0 384 r 0 reserved_memory +384 1 e 4 boot_option +385 1 e 4 last_boot +386 1 e 1 ECC_memory +388 4 r 0 reboot_bits +392 3 e 5 baud_rate +395 1 e 1 hw_scrubber +396 1 e 1 interleave_chip_selects +397 2 e 8 max_mem_clock +399 1 e 2 multi_core +412 4 e 6 debug_level +416 4 e 7 boot_first +420 4 e 7 boot_second +424 4 e 7 boot_third +428 4 h 0 boot_index +432 8 h 0 boot_countdown +440 4 e 9 slow_cpu +444 1 e 1 nmi +445 1 e 1 iommu +446 1 e 1 power_on_after_fail +728 256 h 0 user_data +984 16 h 0 check_sum +# Reserve the extended AMD configuration registers +1000 24 r 0 amd_reserved + + + +enumerations + +#ID value text +1 0 Disable +1 1 Enable +2 0 Enable +2 1 Disable +4 0 Fallback +4 1 Normal +5 0 115200 +5 1 57600 +5 2 38400 +5 3 19200 +5 4 9600 +5 5 4800 +5 6 2400 +5 7 1200 +6 6 Notice +6 7 Info +6 8 Debug +6 9 Spew +7 0 Network +7 1 HDD +7 2 Floppy +7 8 Fallback_Network +7 9 Fallback_HDD +7 10 Fallback_Floppy +#7 3 ROM +8 0 200Mhz +8 1 166Mhz +8 2 133Mhz +8 3 100Mhz +9 0 off +9 1 87.5% +9 2 75.0% +9 3 62.5% +9 4 50.0% +9 5 37.5% +9 6 25.0% +9 7 12.5% + +checksums + +checksum 392 983 984 diff --git a/src/mainboard/asus/kfsn4-dre/devicetree.cb b/src/mainboard/asus/kfsn4-dre/devicetree.cb new file mode 100644 index 0000000..3e0e41e --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/devicetree.cb @@ -0,0 +1,121 @@ +chip northbridge/amd/amdfam10/root_complex # Root complex + device cpu_cluster 0 on # (L)APIC cluster + chip cpu/amd/socket_F_1207 # CPU socket + device lapic 0 on end # Local APIC of the CPU + end + end + device domain 0 on # PCI domain + subsystemid 0x1043 0x8162 inherit + chip northbridge/amd/amdfam10 # Northbridge / RAM controller + device pci 18.0 on end # Link 0 == LDT 0 + device pci 18.0 on # Link 1 == LDT 1 [SB on link 1] + chip southbridge/nvidia/ck804 # Southbridge + device pci 0.0 on end # HT + device pci 1.0 on # LPC + chip superio/winbond/w83627thg # Super I/O + device pnp 2e.0 on # Floppy + # Set up interface resources + io 0x60 = 0x3f0 + irq 0x70 = 6 + drq 0x74 = 2 + end + device pnp 2e.1 off end # Parallel port + device pnp 2e.2 on # Com1 + # Set up interface resources + io 0x60 = 0x3f8 + irq 0x70 = 4 + end + device pnp 2e.3 on # Com2 + # Set up interface resources + io 0x60 = 0x2f8 + irq 0x70 = 3 + # Select correct package I/O pins + io 0xf1 = 0x04 + end + device pnp 2e.5 on # PS/2 keyboard & mouse + # Set up interface resources + io 0x60 = 0x60 + io 0x62 = 0x64 + irq 0x70 = 1 + irq 0x72 = 12 + end + device pnp 2e.7 off end # Game port, MIDI, GPIO 1 & 5 + device pnp 2e.8 off end # GPIO 2 + device pnp 2e.9 on end # GPIO 3, GPIO 4 + device pnp 2e.a off end # ACPI + device pnp 2e.b on # Hardware monitor + # Set up interface resources + io 0x60 = 0x290 + irq 0x70 = 5 + end + end + end + device pci 1.1 on # SM 0 + chip drivers/generic/generic # DIMM n-0-0-0 + device i2c 50 on end + end + chip drivers/generic/generic # DIMM n-0-0-1 + device i2c 51 on end + end + chip drivers/generic/generic # DIMM n-0-1-0 + device i2c 52 on end + end + chip drivers/generic/generic # DIMM n-0-1-1 + device i2c 53 on end + end + chip drivers/generic/generic # DIMM n-1-0-0 + device i2c 54 on end + end + chip drivers/generic/generic # DIMM n-1-0-1 + device i2c 55 on end + end + chip drivers/generic/generic # DIMM n-1-1-0 + device i2c 56 on end + end + chip drivers/generic/generic # DIMM n-1-1-1 + device i2c 57 on end + end + end + device pci 1.1 on end # SM 1 + device pci 2.0 on end # USB 1.1 + device pci 2.1 on end # USB 2 + device pci 4.0 off end # AC'97 Audio (N/A) + device pci 4.1 off end # AC'97 Modem (N/A) + device pci 6.0 on end # IDE + device pci 7.0 on end # SATA 0 + device pci 8.0 on end # SATA 1 + device pci 9.0 on # Bridge + device pci 4.0 on end # VGA + end + device pci a.0 off end + device pci b.0 on # Bridge + device pci 0.0 on end # NIC A + end + device pci c.0 on # Bridge + device pci 0.0 on end # LSI SAS + end + device pci d.0 on # Bridge + device pci 0.0 on end # NIC B + end + device pci e.0 on # Bridge + # Slot # PCI E 0 + end + device pci f.0 off end + register "ide0_enable" = "1" + register "ide1_enable" = "1" + register "sata0_enable" = "1" + register "sata1_enable" = "1" + end + end + device pci 18.1 on end + device pci 18.2 on end + device pci 18.3 on end + device pci 18.4 on end + device pci 19.0 on end + device pci 19.1 on end + device pci 19.2 on end + device pci 19.3 on end + device pci 19.4 on end + end + end +end diff --git a/src/mainboard/asus/kfsn4-dre/dsdt.asl b/src/mainboard/asus/kfsn4-dre/dsdt.asl new file mode 100644 index 0000000..9f66ffc --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/dsdt.asl @@ -0,0 +1,951 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering + * Copyright (C) 2005 - 2012 Advanced Micro Devices, Inc. + * Copyright (C) 2007-2009 coresystems GmbH + * Copyright (C) 2004 Nick Barker <Nick.Barker9(a)btinternet.com> + * Copyright (C) 2007, 2008 Rudolf Marek <r.marek(a)assembler.cz> + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +/* + * WARNING: Sleep/Wake is a work in progress and is still somewhat flaky! + * Everything else does to the best of my knowledge... (T.P. 01/26/2015) + */ + +/* + * ISA portions taken from QEMU acpi-dsdt.dsl. + */ + +/* + * PCI link routing templates taken from ck804.asl and modified for this board + */ + +DefinitionBlock ( + "DSDT.AML", /* Output filename */ + "DSDT", /* Signature */ + 0x02, /* DSDT Revision, needs to be 2 for 64bit */ + "ASUS ", /* OEMID */ + "COREBOOT", /* TABLE ID */ + 0x00000001 /* OEM Revision */ + ) +{ + #include "northbridge/amd/amdfam10/amdfam10_util.asl" + + /* Some global data */ + Name(OSVR, 3) /* Assume nothing. WinXp = 1, Vista = 2, Linux = 3, WinCE = 4 */ + Name(OSV, Ones) /* Assume nothing */ + Name(PICM, One) /* Assume APIC */ + + /* HPET control */ + Name (SHPB, 0xFED00000) + Name (SHPL, 0x1000) + + /* Define power states */ + Name (\_S0, Package () { 0x00, 0x00, 0x00, 0x00 }) /* Normal operation */ + Name (_S1, Package () { 0x01, 0x00, 0x00, 0x00 }) /* Standby */ + /* Name (_S3, Package () { 0x05, 0x00, 0x00, 0x00 }) */ /* Not supported by hardware */ + /* Name (_S4, Package () { 0x06, 0x00, 0x00, 0x00 }) */ + Name (\_S5, Package () { 0x07, 0x00, 0x00, 0x00 }) /* Hard power off */ + + /* The _PIC method is called by the OS to choose between interrupt + * routing via the i8259 interrupt controller or the APIC. + * + * _PIC is called with a parameter of 0 for i8259 configuration and + * with a parameter of 1 for Local Apic/IOAPIC configuration. + */ + Method (_PIC, 1, Serialized) { + Store (Arg0, PICM) + } + + /* _PR CPU0 is dynamically supplied by SSDT */ + /* CPU objects and _PSS entries are dynamically supplied by SSDT */ + + Scope(\_GPE) { /* Start Scope GPE */ + /* VGA controller PME# */ + Method(_L00) { + /* Level-Triggered GPE */ + Notify(\_SB.PCI0.VGAC, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* Keyboard controller PME# */ + Method(_L03) { + /* Level-Triggered GPE */ + Notify(\_SB.PCI0.LPC.KBD, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.LPC.MOU, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* USB2 PME# */ + Method(_L05) { + /* Level-Triggered GPE */ + Notify (\_SB.PCI0.USB2, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify (\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* Slot PME# */ + Method(_L0B) { + /* Level-Triggered GPE */ + Notify (\_SB.PCI0.PCIE.SLT1, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify (\_SB.PCI0.LSIC.SLT2, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify (\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* USB0 PME# */ + Method(_L0D) { + /* Level-Triggered GPE */ + Notify (\_SB.PCI0.USB0, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify (\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* Keyboard controller PME# */ + Method(_L10) { + /* Level-Triggered GPE */ + Notify(\_SB.PCI0.LPC.KBD, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.LPC.MOU, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* PCIe PME# */ + Method(_L11) { + /* Level-Triggered GPE */ + Notify (\_SB.PCI0.NICB, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify (\_SB.PCI0.PCIE, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify (\_SB.PCI0.NICA, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify (\_SB.PCI0.LSIC, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify (\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + } /* End Scope GPE */ + + /* Root of the bus hierarchy */ + Scope (\_SB) + { + /* Top PCI device (CK804) */ + Device (PCI0) + { + /* BUS0 root bus */ + + Name (_HID, EisaId ("PNP0A03")) + Name (_ADR, 0x00180001) + Name (_UID, 0x00) + + Name (HCIN, 0x00) // HC1 + + Method (_BBN, 0, NotSerialized) + { + Return (GBUS (GHCN(HCIN), GHCL(HCIN))) + } + + /* Operating System Capabilities Method */ + Method(_OSC,4) + { + /* Let OS control everything */ + Return (Arg3) + } + + External (BUSN) + External (MMIO) + External (PCIO) + External (SBLK) + External (TOM1) + External (HCLK) + External (SBDN) + External (HCDN) + External (CBST) + + /* PCI Routing Tables */ + Name (PR00, Package () { + /* PIC */ + /* ISA Bridge */ + Package (0x04) { 0x0001FFFF, 0x00, LKSM, 0x00 }, + + /* USB */ + Package (0x04) { 0x0002FFFF, 0x00, LUB0, 0x00 }, + Package (0x04) { 0x0002FFFF, 0x01, LUB2, 0x00 }, + + /* SATA 0 */ + Package (0x04) { 0x0007FFFF, 0x00, LSA0, 0x00 }, + + /* SATA 1 */ + Package (0x04) { 0x0008FFFF, 0x00, LSA1, 0x00 }, + + /* NIC A (Bridge) */ + Package (0x04) { 0x000BFFFF, 0x00, LNKB, 0x00 }, + Package (0x04) { 0x000BFFFF, 0x01, LNKC, 0x00 }, + Package (0x04) { 0x000BFFFF, 0x02, LNKD, 0x00 }, + Package (0x04) { 0x000BFFFF, 0x03, LNKA, 0x00 }, + + /* NIC B (Bridge) */ + Package (0x04) { 0x000CFFFF, 0x00, LNKA, 0x00 }, + Package (0x04) { 0x000CFFFF, 0x01, LNKB, 0x00 }, + Package (0x04) { 0x000CFFFF, 0x02, LNKC, 0x00 }, + Package (0x04) { 0x000CFFFF, 0x03, LNKD, 0x00 }, + + /* LSI SAS Controller (Bridge) */ + Package (0x04) { 0x000DFFFF, 0x00, LNKD, 0x00 }, + Package (0x04) { 0x000DFFFF, 0x01, LNKA, 0x00 }, + Package (0x04) { 0x000DFFFF, 0x02, LNKB, 0x00 }, + Package (0x04) { 0x000DFFFF, 0x03, LNKC, 0x00 }, + + /* PCI-E Slot (Bridge) */ + Package (0x04) { 0x000EFFFF, 0x00, LNKC, 0x00 }, + Package (0x04) { 0x000EFFFF, 0x01, LNKD, 0x00 }, + Package (0x04) { 0x000EFFFF, 0x02, LNKA, 0x00 }, + Package (0x04) { 0x000EFFFF, 0x03, LNKB, 0x00 }, + }) + + Name (AR00, Package () { + /* APIC */ + /* ISA Bridge */ + Package (0x04) { 0x0001FFFF, 0x00, LKSM, 0x00 }, + + /* USB */ + Package (0x04) { 0x0002FFFF, 0x00, LUB0, 0x00 }, + Package (0x04) { 0x0002FFFF, 0x01, LUB2, 0x00 }, + + /* SATA 0 */ + Package (0x04) { 0x0007FFFF, 0x00, LSA0, 0x00 }, + + /* SATA 1 */ + Package (0x04) { 0x0008FFFF, 0x00, LSA1, 0x00 }, + + /* NIC A (Bridge) */ + Package (0x04) { 0x000BFFFF, 0x00, LNIB, 0x00 }, + Package (0x04) { 0x000BFFFF, 0x01, LNIC, 0x00 }, + Package (0x04) { 0x000BFFFF, 0x02, LNND, 0x00 }, + Package (0x04) { 0x000BFFFF, 0x03, LNIA, 0x00 }, + + /* NIC B (Bridge) */ + Package (0x04) { 0x000CFFFF, 0x00, LNIA, 0x00 }, + Package (0x04) { 0x000CFFFF, 0x01, LNIB, 0x00 }, + Package (0x04) { 0x000CFFFF, 0x02, LNIC, 0x00 }, + Package (0x04) { 0x000CFFFF, 0x03, LNND, 0x00 }, + + /* LSI SAS Controller (Bridge) */ + Package (0x04) { 0x000DFFFF, 0x00, LNND, 0x00 }, + Package (0x04) { 0x000DFFFF, 0x01, LNIA, 0x00 }, + Package (0x04) { 0x000DFFFF, 0x02, LNIB, 0x00 }, + Package (0x04) { 0x000DFFFF, 0x03, LNIC, 0x00 }, + + /* PCI-E Slot (Bridge) */ + Package (0x04) { 0x000EFFFF, 0x00, LNIC, 0x00 }, + Package (0x04) { 0x000EFFFF, 0x01, LNND, 0x00 }, + Package (0x04) { 0x000EFFFF, 0x02, LNIA, 0x00 }, + Package (0x04) { 0x000EFFFF, 0x03, LNIB, 0x00 }, + }) + + Name (PR01, Package () { + /* PIC */ + Package (0x04) { 0x0004FFFF, 0x00, LNKA, 0x00 }, + }) + + Name (AR01, Package () { + /* APIC */ + Package (0x04) { 0x0004FFFF, 0x00, LNIA, 0x00 }, + }) + + Name (PR02, Package () { + /* PIC */ + Package (0x04) { 0xFFFF, 0x00, LNKB, 0x00 }, + Package (0x04) { 0xFFFF, 0x01, LNKC, 0x00 }, + Package (0x04) { 0xFFFF, 0x02, LNKD, 0x00 }, + Package (0x04) { 0xFFFF, 0x03, LNKA, 0x00 }, + }) + + Name (AR02, Package () { + /* APIC */ + Package (0x04) { 0xFFFF, 0x00, LNIB, 0x00 }, + Package (0x04) { 0xFFFF, 0x01, LNIC, 0x00 }, + Package (0x04) { 0xFFFF, 0x02, LNND, 0x00 }, + Package (0x04) { 0xFFFF, 0x03, LNIA, 0x00 }, + }) + + Name (PR03, Package () { + /* PIC */ + Package (0x04) { 0xFFFF, 0x00, LNKA, 0x00 }, + Package (0x04) { 0xFFFF, 0x01, LNKB, 0x00 }, + Package (0x04) { 0xFFFF, 0x02, LNKC, 0x00 }, + Package (0x04) { 0xFFFF, 0x03, LNKD, 0x00 }, + }) + + Name (AR03, Package () { + /* APIC */ + Package (0x04) { 0xFFFF, 0x00, LNIA, 0x00 }, + Package (0x04) { 0xFFFF, 0x01, LNIB, 0x00 }, + Package (0x04) { 0xFFFF, 0x02, LNIC, 0x00 }, + Package (0x04) { 0xFFFF, 0x03, LNND, 0x00 }, + }) + + Name (PR04, Package () { + /* PIC */ + Package (0x04) { 0xFFFF, 0x00, LNKD, 0x00 }, + Package (0x04) { 0xFFFF, 0x01, LNKA, 0x00 }, + Package (0x04) { 0xFFFF, 0x02, LNKB, 0x00 }, + Package (0x04) { 0xFFFF, 0x03, LNKC, 0x00 }, + }) + + Name (AR04, Package () { + /* APIC */ + Package (0x04) { 0xFFFF, 0x00, LNND, 0x00 }, + Package (0x04) { 0xFFFF, 0x01, LNIA, 0x00 }, + Package (0x04) { 0xFFFF, 0x02, LNIB, 0x00 }, + Package (0x04) { 0xFFFF, 0x03, LNIC, 0x00 }, + }) + + Name (PR05, Package () { + /* PIC */ + Package (0x04) { 0xFFFF, 0x00, LNKC, 0x00 }, + Package (0x04) { 0xFFFF, 0x01, LNKD, 0x00 }, + Package (0x04) { 0xFFFF, 0x02, LNKA, 0x00 }, + Package (0x04) { 0xFFFF, 0x03, LNKB, 0x00 }, + }) + + Name (AR05, Package () { + /* APIC */ + Package (0x04) { 0xFFFF, 0x00, LNIC, 0x00 }, + Package (0x04) { 0xFFFF, 0x01, LNND, 0x00 }, + Package (0x04) { 0xFFFF, 0x02, LNIA, 0x00 }, + Package (0x04) { 0xFFFF, 0x03, LNIB, 0x00 }, + }) + + /* PCI Resource Tables */ + + Name (RSIA, ResourceTemplate () { + /* PIC */ + IRQ (Level, ActiveLow, Shared, ) {8} + }) + + Name (RSMA, ResourceTemplate () { + /* APIC */ + Interrupt (ResourceConsumer, Level, ActiveLow, Shared, ,, ) {16} + }) + + Name (RSIB, ResourceTemplate () { + /* PIC */ + IRQ (Level, ActiveLow, Shared, ) {1} + }) + + Name (RSMB, ResourceTemplate () { + /* APIC */ + Interrupt (ResourceConsumer, Level, ActiveLow, Shared, ,, ) {17} + }) + + Name (RSIC, ResourceTemplate () { + /* PIC */ + IRQ (Level, ActiveLow, Shared, ) {2} + }) + + Name (RSMC, ResourceTemplate () { + /* APIC */ + Interrupt (ResourceConsumer, Level, ActiveLow, Shared, ,, ) {18} + }) + + Name (RSND, ResourceTemplate () { + /* PIC */ + IRQ (Level, ActiveLow, Shared, ) {13} + }) + + Name (RSMD, ResourceTemplate () { + /* APIC */ + Interrupt (ResourceConsumer, Level, ActiveLow, Shared, ,, ) {19} + }) + + Name (RSS2, ResourceTemplate () + { + /* PIC */ + IRQ (Level, ActiveLow, Shared, ) + {3, 4, 5, 7, 9, 10, 11, 12, 14, 15} + }) + + Name (RSA1, ResourceTemplate () + { + /* APIC */ + IRQ (Level, ActiveLow, Shared, ) + {3, 4, 5, 6, 7, 10, 11, 12, 14, 15} + }) + + Method (_CRS, 0, Serialized) + { + Name (BUF0, ResourceTemplate () + { + IO (Decode16, + 0x0CF8, // Address Range Minimum + 0x0CF8, // Address Range Maximum + 0x01, // Address Alignment + 0x08, // Address Length + ) + WordIO (ResourceProducer, MinFixed, MaxFixed, PosDecode, EntireRange, + 0x0000, // Address Space Granularity + 0x0000, // Address Range Minimum + 0x0CF7, // Address Range Maximum + 0x0000, // Address Translation Offset + 0x0CF8, // Address Length + ,, , TypeStatic) + }) + /* Methods below use SSDT to get actual MMIO regs + The IO ports are from 0xd00, optionally an VGA, + otherwise the info from MMIO is used. + \_SB.GXXX(node, link) + */ + Concatenate (\_SB.GMEM (0x00, \_SB.PCI0.SBLK), BUF0, Local1) + Concatenate (\_SB.GIOR (0x00, \_SB.PCI0.SBLK), Local1, Local2) + Concatenate (\_SB.GWBN (0x00, \_SB.PCI0.SBLK), Local2, Local3) + Return (Local3) + } + +#include "southbridge/nvidia/ck804/acpi/ck804.asl" + + /* PCI Routing Table Access */ + Method (_PRT, 0, NotSerialized) { + If (PICM) { + Return (AR00) + } Else { + Return (PR00) + } + } + + /* USB0 */ + Device (LUB0) + { + Name (_HID, EisaId ("PNP0C0F")) // _HID: Hardware ID + Name (_UID, 0x05) // _UID: Unique ID + + Method (_STA, 0, Serialized) { + If (\_SB.PCI0.LPCB.INTQ) { + Return (0xb) + } Else { + Return (0x9) + } + } + Method (_DIS, 0, Serialized) { + Store (0, \_SB.PCI0.LPCB.INTQ) + } + Method (_PRS, 0, Serialized) { + If (PICM) { + Return (PRSC) + } Else { + Return (RSA1) + } + } + Method (_CRS, 0, Serialized) { + If (PICM) { + Return (CRSC(\_SB.PCI0.LPCB.INTQ)) + } Else { + Return (CRSA(\_SB.PCI0.LPCB.INTQ)) + } + } + Method (_SRS, 1, Serialized) { + If (PICM) { + Store (SRSC(Arg0), \_SB.PCI0.LPCB.INTQ) + } Else { + Store (SRSA(Arg0), \_SB.PCI0.LPCB.INTQ) + } + } + } + + /* USB2 */ + Device (LUB2) + { + Name (_HID, EisaId ("PNP0C0F")) // _HID: Hardware ID + Name (_UID, 0x07) // _UID: Unique ID + + Method (_STA, 0, Serialized) { + If (\_SB.PCI0.LPCB.INTL) { + Return (0xb) + } Else { + Return (0x9) + } + } + Method (_DIS, 0, Serialized) { + Store (0, \_SB.PCI0.LPCB.INTL) + } + Method (_PRS, 0, Serialized) { + If (PICM) { + Return (PRSC) + } Else { + Return (RSA1) + } + } + Method (_CRS, 0, Serialized) { + If (PICM) { + Return (CRSC(\_SB.PCI0.LPCB.INTL)) + } Else { + Return (CRSA(\_SB.PCI0.LPCB.INTL)) + } + } + Method (_SRS, 1, Serialized) { + If (PICM) { + Store (SRSC(Arg0), \_SB.PCI0.LPCB.INTL) + } Else { + Store (SRSA(Arg0), \_SB.PCI0.LPCB.INTL) + } + } + } + + /* ISA Bridge */ + Device (LKSM) + { + Name (_HID, EisaId ("PNP0C0F")) // _HID: Hardware ID + Name (_UID, 0x0C) // _UID: Unique ID + + Method (_STA, 0, Serialized) { + If (\_SB.PCI0.LPCB.INTK) { + Return (0xb) + } Else { + Return (0x9) + } + } + Method (_DIS, 0, Serialized) { + Store (0, \_SB.PCI0.LPCB.INTK) + } + Method (_PRS, 0, Serialized) { + If (PICM) { + Return (RSA1) + } Else { + Return (RSS2) + } + } + Method (_CRS, 0, Serialized) { + If (PICM) { + Return (CRSB(\_SB.PCI0.LPCB.INTK)) + } Else { + Return (CRSA(\_SB.PCI0.LPCB.INTK)) + } + } + Method (_SRS, 1, Serialized) { + If (PICM) { + Store (SRSB(Arg0), \_SB.PCI0.LPCB.INTK) + } Else { + Store (SRSA(Arg0), \_SB.PCI0.LPCB.INTK) + } + } + } + + /* Bridge device link (NIC A) */ + Device (LNIA) + { + Name (_HID, EisaId ("PNP0C0F")) // _HID: Hardware ID + Name (_UID, 0x10) // _UID: Unique ID + + Method (_STA, 0, Serialized) { + If (\_SB.PCI0.LPCB.INTA) { + Return (0xb) + } Else { + Return (0x9) + } + } + Method (_DIS, 0, Serialized) { + Store (0, \_SB.PCI0.LPCB.INTA) + } + Method (_PRS, 0, Serialized) { + If (PICM) { + Return (RSMA) + } Else { + Return (RSIA) + } + } + Method (_CRS, 0, Serialized) { + If (PICM) { + Return (CRSB(\_SB.PCI0.LPCB.INTA)) + } Else { + Return (CRSA(\_SB.PCI0.LPCB.INTA)) + } + } + Method (_SRS, 1, Serialized) { + If (PICM) { + Store (SRSB(Arg0), \_SB.PCI0.LPCB.INTA) + } Else { + Store (SRSA(Arg0), \_SB.PCI0.LPCB.INTA) + } + } + } + + /* Bridge device link (NIC B) */ + Device (LNIB) + { + Name (_HID, EisaId ("PNP0C0F")) // _HID: Hardware ID + Name (_UID, 0x11) // _UID: Unique ID + + Method (_STA, 0, Serialized) { + If (\_SB.PCI0.LPCB.INTB) { + Return (0xb) + } Else { + Return (0x9) + } + } + Method (_DIS, 0, Serialized) { + Store (0, \_SB.PCI0.LPCB.INTB) + } + Method (_PRS, 0, Serialized) { + If (PICM) { + Return (RSMB) + } Else { + Return (RSIB) + } + } + Method (_CRS, 0, Serialized) { + If (PICM) { + Return (CRSB(\_SB.PCI0.LPCB.INTB)) + } Else { + Return (CRSA(\_SB.PCI0.LPCB.INTB)) + } + } + Method (_SRS, 1, Serialized) { + If (PICM) { + Store (SRSB(Arg0), \_SB.PCI0.LPCB.INTB) + } Else { + Store (SRSA(Arg0), \_SB.PCI0.LPCB.INTB) + } + } + } + + /* Bridge device link */ + Device (LNIC) + { + Name (_HID, EisaId ("PNP0C0F")) // _HID: Hardware ID + Name (_UID, 0x12) // _UID: Unique ID + + Method (_STA, 0, Serialized) { + If (\_SB.PCI0.LPCB.INTC) { + Return (0xb) + } Else { + Return (0x9) + } + } + Method (_DIS, 0, Serialized) { + Store (0, \_SB.PCI0.LPCB.INTC) + } + Method (_PRS, 0, Serialized) { + If (PICM) { + Return (RSMC) + } Else { + Return (RSIC) + } + } + Method (_CRS, 0, Serialized) { + If (PICM) { + Return (CRSB(\_SB.PCI0.LPCB.INTC)) + } Else { + Return (CRSA(\_SB.PCI0.LPCB.INTC)) + } + } + Method (_SRS, 1, Serialized) { + If (PICM) { + Store (SRSB(Arg0), \_SB.PCI0.LPCB.INTC) + } Else { + Store (SRSA(Arg0), \_SB.PCI0.LPCB.INTC) + } + } + } + + /* Bridge device link */ + Device (LNND) + { + Name (_HID, EisaId ("PNP0C0F")) // _HID: Hardware ID + Name (_UID, 0x13) // _UID: Unique ID + + Method (_STA, 0, Serialized) { + If (\_SB.PCI0.LPCB.INTD) { + Return (0xb) + } Else { + Return (0x9) + } + } + Method (_DIS, 0, Serialized) { + Store (0, \_SB.PCI0.LPCB.INTD) + } + Method (_PRS, 0, Serialized) { + If (PICM) { + Return (RSMD) + } Else { + Return (RSND) + } + } + Method (_CRS, 0, Serialized) { + If (PICM) { + Return (CRSB(\_SB.PCI0.LPCB.INTD)) + } Else { + Return (CRSA(\_SB.PCI0.LPCB.INTD)) + } + } + Method (_SRS, 1, Serialized) { + If (PICM) { + Store (SRSB(Arg0), \_SB.PCI0.LPCB.INTD) + } Else { + Store (SRSA(Arg0), \_SB.PCI0.LPCB.INTD) + } + } + } + + /* 0:02.0 CK804 USB 0 */ + Device (USB0) + { + Name (_ADR, 0x00020000) // _ADR: Address + Name(_PRW, Package () {0x0D, 0x04}) // Wake from S1-S4 + } + + /* 0:02.0 CK804 USB 2 */ + Device (USB2) + { + Name (_ADR, 0x00020001) // _ADR: Address + Name(_PRW, Package () {0x05, 0x04}) // Wake from S1-S4 + } + + /* 1:04.0 VGA Controller */ + Device (VGAC) + { + Name (_ADR, 0x00090000) // _ADR: Address + Name(_PRW, Package () {0x00, 0x04}) // Wake from S1-S4 + Method (_PRT, 0, NotSerialized) // _PRT: PCI Routing Table + { + If (PICM) { + Return (AR01) + } Else { + Return (PR01) + } + } + } + + /* 2:00.0 PCIe NIC A */ + Device (NICA) + { + Name (_ADR, 0x000B0000) // _ADR: Address + Name(_PRW, Package () {0x11, 0x04}) // Wake from S1-S4 + Method (_PRT, 0, NotSerialized) // _PRT: PCI Routing Table + { + If (PICM) { + Return (AR02) + } Else { + Return (PR02) + } + } + Device (BDC1) + { + Name (_ADR, Zero) // _ADR: Address + } + } + + /* 3:00.0 PCIe NIC B */ + Device (NICB) + { + Name (_ADR, 0x000C0000) // _ADR: Address + Name(_PRW, Package () {0x11, 0x04}) // Wake from S1-S4 + Method (_PRT, 0, NotSerialized) // _PRT: PCI Routing Table + { + If (PICM) { + Return (AR03) + } Else { + Return (PR03) + } + } + Device (BDC2) + { + Name (_ADR, Zero) // _ADR: Address + } + } + + /* 4:00.0 PCIe LSI SAS Controller */ + Device (LSIC) + { + Name (_ADR, 0x000D0000) // _ADR: Address + Name(_PRW, Package () {0x11, 0x04}) // Wake from S1-S4 + Method (_PRT, 0, NotSerialized) // _PRT: PCI Routing Table + { + If (PICM) { + Return (AR04) + } Else { + Return (PR04) + } + } + + Device (SLT2) + { + Name (_ADR, 0xFFFF) // _ADR: Address + Name(_PRW, Package () {0x0B, 0x04}) // Wake from S1-S4 + } + } + + /* 5:00.0 PCIe x16 */ + Device (PCIE) + { + Name (_ADR, 0x000E0000) // _ADR: Address + Name(_PRW, Package () {0x11, 0x04}) // Wake from S1-S4 + Method (_PRT, 0, NotSerialized) // _PRT: PCI Routing Table + { + If (PICM) { + Return (AR05) + } Else { + Return (PR05) + } + } + Device (SLT1) + { + Name (_ADR, 0xFFFF) // _ADR: Address + Name(_PRW, Package () {0x0B, 0x04}) // Wake from S1-S4 + } + } + + Device (LPC) { + Name (_HID, EisaId ("PNP0A05")) + Name (_ADR, 0x00010000) + + /* PS/2 keyboard (seems to be important for WinXP install) */ + Device (KBD) + { + Name (_HID, EisaId ("PNP0303")) + Name (_CID, EisaId ("PNP030B")) + Method (_STA, 0, NotSerialized) + { + Return (0x0f) + } + Method (_CRS, 0, Serialized) + { + Name (TMP, ResourceTemplate () { + IO (Decode16, 0x0060, 0x0060, 0x01, 0x01) + IO (Decode16, 0x0064, 0x0064, 0x01, 0x01) + IRQNoFlags () {1} + }) + Return (TMP) + } + } + + /* PS/2 mouse */ + Device (MOU) + { + Name (_HID, EisaId ("PNP0F03")) + Name (_CID, EisaId ("PNP0F13")) + Method (_STA, 0, NotSerialized) + { + Return (0x0f) + } + Method (_CRS, 0, Serialized) + { + Name (TMP, ResourceTemplate () { + IRQNoFlags () {12} + }) + Return (TMP) + } + } + + + /* UART 1 */ + Device (URT1) + { + Name (_HID, EisaId ("PNP0501")) // "PNP0501" for UART + Name(_PRW, Package () {0x03, 0x04}) // Wake from S1-S4 + Method (_STA, 0, NotSerialized) + { + Return (0x0f) // Always enable + } + Name (_PRS, ResourceTemplate() { + StartDependentFn(0, 1) { + IO(Decode16, 0x3f8, 0x3f8, 0x8, 0x8) + IRQNoFlags() { 4 } + } EndDependentFn() + }) + Method (_CRS, 0) + { + Return(ResourceTemplate() { + IO(Decode16, 0x3f8, 0x3f8, 0x8, 0x8) + IRQNoFlags() { 4 } + }) + } + } + + /* UART 2 */ + Device (URT2) + { + Name (_HID, EisaId ("PNP0501")) // "PNP0501" for UART + Name(_PRW, Package () {0x03, 0x04}) // Wake from S1-S4 + Method (_STA, 0, NotSerialized) + { + Return (0x0f) // Always enable + } + Name (_PRS, ResourceTemplate() { + StartDependentFn(0, 1) { + IO(Decode16, 0x2f8, 0x2f8, 0x8, 0x8) + IRQNoFlags() { 3 } + } EndDependentFn() + }) + Method (_CRS, 0) + { + Return(ResourceTemplate() { + IO(Decode16, 0x2f8, 0x2f8, 0x8, 0x8) + IRQNoFlags() { 3 } + }) + } + } + + /* Floppy controller */ + Device (FDC0) + { + Name (_HID, EisaId ("PNP0700")) + Method (_STA, 0, NotSerialized) + { + Return (0x0f) + } + Method (_CRS, 0, Serialized) + { + Name (BUF0, ResourceTemplate () { + FixedIO (0x03F0, 0x08) + IRQNoFlags () {6} + DMA (Compatibility, NotBusMaster, Transfer8) {2} + }) + Return (BUF0) + } + } + Device (HPET) + { + Name (_HID, EisaId ("PNP0103")) + Name (CRS, ResourceTemplate () + { + Memory32Fixed (ReadOnly, + 0x00000000, + 0x00001000, + _Y02) + IRQNoFlags () {0} + IRQNoFlags () {8} + }) + Method (_STA, 0, NotSerialized) + { + Return (0x0F) + } + Method (_CRS, 0, NotSerialized) + { + CreateDWordField (CRS, \_SB.PCI0.LPC.HPET._Y02._BAS, HPT1) + CreateDWordField (CRS, \_SB.PCI0.LPC.HPET._Y02._LEN, HPT2) + Store (SHPB, HPT1) + Store (SHPL, HPT2) + Return (CRS) + } + + } + } + } + + Device (PWRB) { /* Start Power button device */ + Name(_HID, EISAID("PNP0C0C")) + Name(_UID, 0xAA) + Name(_PRW, Package () {3, 0x04}) /* wake from S1-S4 */ + Name(_STA, 0x0B) /* sata is invisible */ + } + } + +#include "acpi/pm_ctrl.asl" + +} diff --git a/src/mainboard/asus/kfsn4-dre/get_bus_conf.c b/src/mainboard/asus/kfsn4-dre/get_bus_conf.c new file mode 100644 index 0000000..45ba408 --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/get_bus_conf.c @@ -0,0 +1,133 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering + * Copyright (C) 2007 AMD + * (Written by Yinghai Lu <yinghailu(a)amd.com> for AMD) + * Copyright (C) 2007 Philipp Degler <pdegler(a)rumms.uni-mannheim.de> + * (Thanks to LSRA University of Mannheim for their support) + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include <console/console.h> +#include <device/pci.h> +#include <device/pci_ids.h> +#include <string.h> +#include <stdint.h> +#include <stdlib.h> +#if CONFIG_LOGICAL_CPUS +#include <cpu/amd/multicore.h> +#endif +#include <cpu/amd/amdfam10_sysconf.h> +#include <stdlib.h> + +/* + * Global variables for MB layouts and these will be shared by irqtable, + * mptable and acpi_tables. + */ +/* busnum is default */ +unsigned char bus_ck804[6]; +unsigned apicid_ck804; + +/* Here you only need to set value in pci1234 for HT-IO that could be +installed or not You may need to preset pci1234 for HTIO board, please +refer to src/northbridge/amd/amdfam10/get_pci1234.c for detail */ +static u32 pci1234x[] = { + 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, + 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, + 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, + 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, + 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, 0x0000ffc, + 0x0000ffc, 0x0000ffc, + }; + + +/* HT Chain device num, actually it is unit id base of every ht device +in chain, assume every chain only have 4 ht device at most */ + +static unsigned hcdnx[] = { + 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, + 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, + 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, + 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, + 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, + 0x20202020, 0x20202020, 0x20202020, 0x20202020, 0x20202020, + 0x20202020, 0x20202020, +}; + +extern void get_pci1234(void); + +static unsigned get_bus_conf_done = 0; + +void get_bus_conf(void) +{ + unsigned apicid_base, sbdn; + device_t dev; + int i; + + if (get_bus_conf_done == 1) + return; /* Do it only once. */ + + get_bus_conf_done = 1; + + sysconf.hc_possible_num = ARRAY_SIZE(pci1234x); + for (i = 0; i < sysconf.hc_possible_num; i++) { + sysconf.pci1234[i] = pci1234x[i]; + sysconf.hcdn[i] = hcdnx[i]; + } + + get_pci1234(); + + sysconf.sbdn = (sysconf.hcdn[0] & 0xff); // first byte of first chain + sbdn = sysconf.sbdn; + + for (i = 0; i < 6; i++) + bus_ck804[i] = 0; + + /* CK804 */ + dev = dev_find_slot(bus_ck804[0], PCI_DEVFN(sbdn + 0x09, 0)); + if (dev) { + bus_ck804[1] = pci_read_config8(dev, PCI_SECONDARY_BUS); + bus_ck804[2] = pci_read_config8(dev, PCI_SUBORDINATE_BUS); + bus_ck804[2]++; + } else { + printk + (BIOS_DEBUG, "ERROR - could not find PCI 1:%02x.0, using defaults\n", + sbdn + 0x09); + bus_ck804[1] = 2; + bus_ck804[2] = 3; + } + + for (i = 2; i < 6; i++) { + dev = dev_find_slot(bus_ck804[0], + PCI_DEVFN(sbdn + 0x0b + i - 2, 0)); + if (dev) { + bus_ck804[i] = pci_read_config8(dev, PCI_SECONDARY_BUS); + } else { + printk(BIOS_DEBUG, "ERROR - could not find PCI %02x:%02x.0, using defaults\n", + bus_ck804[0], sbdn + 0x0b + i - 2); + } + } + +#if CONFIG_LOGICAL_CPUS + apicid_base = get_apicid_base(1); + printk(BIOS_SPEW, "CONFIG_LOGICAL_CPUS==1: apicid_base: %08x\n", apicid_base); +#else + apicid_base = CONFIG_MAX_PHYSICAL_CPUS; + printk(BIOS_SPEW, "CONFIG_LOGICAL_CPUS==0: apicid_base: %08x\n", apicid_base); +#endif + apicid_ck804 = apicid_base + 0; +} diff --git a/src/mainboard/asus/kfsn4-dre/irq_tables.c b/src/mainboard/asus/kfsn4-dre/irq_tables.c new file mode 100644 index 0000000..bcb58c2 --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/irq_tables.c @@ -0,0 +1,208 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering + * + * Copyright (C) 2007 AMD + * (Written by Yinghai Lu <yinghailu(a)amd.com> for AMD) + * Copyright (C) 2007 Philipp Degler <pdegler(a)rumms.uni-mannheim.de> + * (Thanks to LSRA University of Mannheim for their support) + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +// WARNING +// These tables are INVALID for this mainboard! +// The ACPI tables are correct; a backport to these PIR tables is needed... + +#include <console/console.h> +#include <device/pci.h> +#include <string.h> +#include <stdint.h> +#include <arch/pirq_routing.h> +#include <cpu/amd/amdfam10_sysconf.h> + +extern unsigned char bus_isa; +extern unsigned char bus_ck804[6]; + + +/** + * Add one line to IRQ table. + */ +static void write_pirq_info(struct irq_info *pirq_info, uint8_t bus, + uint8_t devfn, uint8_t link0, uint16_t bitmap0, + uint8_t link1, uint16_t bitmap1, uint8_t link2, + uint16_t bitmap2, uint8_t link3, uint16_t bitmap3, + uint8_t slot, uint8_t rfu) +{ + pirq_info->bus = bus; + pirq_info->devfn = devfn; + pirq_info->irq[0].link = link0; + pirq_info->irq[0].bitmap = bitmap0; + pirq_info->irq[1].link = link1; + pirq_info->irq[1].bitmap = bitmap1; + pirq_info->irq[2].link = link2; + pirq_info->irq[2].bitmap = bitmap2; + pirq_info->irq[3].link = link3; + pirq_info->irq[3].bitmap = bitmap3; + pirq_info->slot = slot; + pirq_info->rfu = rfu; +} + +/** + * Create the IRQ routing table. + * Values are derived from getpir generated code. + */ +unsigned long write_pirq_routing_table(unsigned long addr) +{ + struct irq_routing_table *pirq; + struct irq_info *pirq_info; + unsigned slot_num, sbdn; + uint8_t *v, sum = 0; + int i; + + /* get_bus_conf() will find out all bus num and APIC that share with + * mptable.c and mptable.c. + */ + get_bus_conf(); + sbdn = sysconf.sbdn; + + /* Align the table to be 16 byte aligned. */ + addr += 15; + addr &= ~15; + + /* This table must be between 0xf0000 & 0x100000. */ + printk(BIOS_INFO, "Writing IRQ routing tables to 0x%lx...", addr); + + pirq = (void *)(addr); + v = (uint8_t *)(addr); + + pirq->signature = PIRQ_SIGNATURE; + pirq->version = PIRQ_VERSION; + pirq->rtr_bus = bus_ck804[0]; + pirq->rtr_devfn = ((sbdn + 9) << 3) | 0; + pirq->exclusive_irqs = 0x828; + pirq->rtr_vendor = 0x10de; + pirq->rtr_device = 0x005c; + pirq->miniport_data = 0; + + memset(pirq->rfu, 0, sizeof(pirq->rfu)); + + pirq_info = (void *)(&pirq->checksum + 1); + slot_num = 0; + + /* Slot1 PCIE 16x */ + write_pirq_info(pirq_info, bus_ck804[1], (0 << 3) | 0, 0x3, 0xdeb8, 0x4, + 0xdeb8, 0x1, 0xdeb8, 0x2, 0xdeb8, 4, 0); + pirq_info++; + slot_num++; + + + /* Slot2 PCIE 1x */ + write_pirq_info(pirq_info, bus_ck804[2], (0 << 3) | 0, 0x4, 0xdeb8, 0x1, + 0xdeb8, 0x2, 0xdeb8, 0x3, 0xdeb8, 5, 0); + pirq_info++; + slot_num++; + + /* Slot3 PCIE 1x */ + write_pirq_info(pirq_info, bus_ck804[3], (0 << 3) | 0, 0x1, 0xdeb8, 0x2, + 0xdeb8, 0x3, 0xdeb8, 0x4, 0xdeb8, 6, 0); + pirq_info++; + slot_num++; + + /* Slot4 PCIE 4x */ + write_pirq_info(pirq_info, bus_ck804[4], (0x4 << 3) | 0, 0x2, + 0xdeb8, 0x3, 0xdeb8, 0x4, 0xdeb8, 0x1, 0xdeb8, 7, 0); + pirq_info++; + slot_num++; + + /* Slot5 - Slot7 PCI */ + for (i = 0; i < 3; i++) { + write_pirq_info(pirq_info, bus_ck804[5], (0 << (6 + i)) | 0, + ((i + 0) % 4) + 1, 0xdeb8, + ((i + 1) % 4) + 1, 0xdeb8, + ((i + 2) % 4) + 1, 0xdeb8, + ((i + 3) % 4) + 1, 0xdeb8, i, 0); + pirq_info++; + slot_num++; + } + + /* PCI bridge */ + write_pirq_info(pirq_info, bus_ck804[0], ((sbdn + 9) << 3) | 0, 0x1, + 0xdeb8, 0x2, 0xdeb8, 0x3, 0xdeb8, 0x4, 0xdeb8, 0, 0); + pirq_info++; + slot_num++; + + /* SMBus */ + write_pirq_info(pirq_info, bus_ck804[0], ((sbdn + 1) << 3) | 0, 0x2, + 0xdeb8, 0, 0, 0, 0, 0, 0, 0, 0); + pirq_info++; + slot_num++; + + /* USB */ + write_pirq_info(pirq_info, bus_ck804[0], ((sbdn + 2) << 3) | 0, 0x1, + 0xdeb8, 0x2, 0xdeb8, 0, 0, 0, 0, 0, 0); + pirq_info++; + slot_num++; + +#if 0 + /* Audio */ + write_pirq_info(pirq_info, bus_ck804[0], ((sbdn + 4) << 3) | 0, 0x1, + 0xdeb8, 0, 0, 0, 0, 0, 0, 0, 0); + pirq_info++; + slot_num++; +#endif + + /* SATA */ + write_pirq_info(pirq_info, bus_ck804[0], ((sbdn + 7) << 3) | 0, 0x1, + 0xdeb8, 0, 0, 0, 0, 0, 0, 0, 0); + pirq_info++; + slot_num++; + + /* SATA */ + write_pirq_info(pirq_info, bus_ck804[0], ((sbdn + 8) << 3) | 0, 0x1, + 0xdeb8, 0, 0, 0, 0, 0, 0, 0, 0); + pirq_info++; + slot_num++; + +#if 0 + /* On board NIC */ + write_pirq_info(pirq_info, bus_ck804[0], ((sbdn + 0xa) << 3) | 0, 0x1, + 0xdeb8, 0, 0, 0, 0, 0, 0, 0, 0); + pirq_info++; + slot_num++; +#endif + +#if 0 + /* Firewire? */ + write_pirq_info(pirq_info, bus_ck804_1, (0x5 << 3) | 0, 0x3, 0xdeb8, 0, + 0, 0, 0, 0, 0, 0, 0); + pirq_info++; + slot_num++; +#endif + + pirq->size = 32 + 16 * slot_num; + + for (i = 0; i < pirq->size; i++) + sum += v[i]; + + sum = pirq->checksum - sum; + if (sum != pirq->checksum) + pirq->checksum = sum; + + printk(BIOS_INFO, "done.\n"); + + return (unsigned long)pirq_info; +} diff --git a/src/mainboard/asus/kfsn4-dre/mptable.c b/src/mainboard/asus/kfsn4-dre/mptable.c new file mode 100644 index 0000000..b676cfc --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/mptable.c @@ -0,0 +1,156 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering + * Copyright (C) 2007 AMD + * (Written by Yinghai Lu <yinghailu(a)amd.com> for AMD) + * Copyright (C) 2007 Philipp Degler <pdegler(a)rumms.uni-mannheim.de> + * (Thanks to LSRA University of Mannheim for their support) + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +// WARNING +// These tables are INCOMPLETE for this mainboard! +// The ACPI tables are correct; a backport to these MP tables is needed... + +#include <console/console.h> +#include <arch/smp/mpspec.h> +#include <device/pci.h> +#include <string.h> +#include <stdint.h> +#include <cpu/amd/amdfam10_sysconf.h> + +extern unsigned char bus_ck804[6]; +extern unsigned apicid_ck804; + +static void *smp_write_config_table(void *v) +{ + struct mp_config_table *mc; + unsigned sbdn; + int bus_isa; + + mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN); + + mptable_init(mc, LOCAL_APIC_ADDR); + + smp_write_processors(mc); + + get_bus_conf(); + sbdn = sysconf.sbdn; + + mptable_write_buses(mc, NULL, &bus_isa); + + /* I/O APICs: APIC ID Version State Address */ + { + device_t dev; + struct resource *res; + + dev = dev_find_slot(bus_ck804[0], PCI_DEVFN(sbdn + 0x1, 0)); + if (dev) { + res = find_resource(dev, PCI_BASE_ADDRESS_1); + if (res) { + smp_write_ioapic(mc, apicid_ck804, 0x11, res->base); + } + + /* Initialize interrupt mapping. */ + + /* + LPC bridge PCI config registers: + + 0x7c:0x0000ffff + - bitmap of masked pci irqs? + - PIRQ[ABCD] possibly? + + 0x7c:0x00f00000 + - sata at f8 - port 1 + + 0x7c:0x0f000000 + - sata at f7 - port 1 + + 0x80:0xf0000000 + - sata at f7 - port 0 + + 0x80:0x0f000000 + - sata at f8 - port 0 + + 0x80:0x0000f000 + - EHCI + + 0x84:0x00000f00 + - NIC + + 0x84:0x0000000f + - OHCI + + known values of nibbles: + + 0 - unrouted? + 1 - irq 23 + 8 - irq 20 + c - irq 12 + d - irq 21 + e - irq 14 + f - irq 15 + */ + + // Enable interrupts for commonly used devices (USB, SATA, etc.) + pci_write_config32(dev, 0x7c, 0x0d800018); + pci_write_config32(dev, 0x80, 0xd8002009); + pci_write_config32(dev, 0x84, 0x00000001); + } + } + + mptable_add_isa_interrupts(mc, bus_isa, apicid_ck804, 0); + + // Onboard ck804 smbus + smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW, + bus_ck804[0], ((sbdn + 1) << 2) | 1, apicid_ck804, + 0xa); + + // Onboard ck804 USB 1.1 + smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW, + bus_ck804[0], ((sbdn + 2) << 2) | 0, apicid_ck804, + 0x15); + + // Onboard ck804 USB 2 + smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW, + bus_ck804[0], ((sbdn + 2) << 2) | 1, apicid_ck804, + 0x14); + + // Onboard ck804 SATA 0 + smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW, + bus_ck804[0], ((sbdn + 7) << 2) | 0, apicid_ck804, + 0x17); + + // Onboard ck804 SATA 1 + smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW, + bus_ck804[0], ((sbdn + 8) << 2) | 0, apicid_ck804, + 0x16); + + /* Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */ + mptable_lintsrc(mc, bus_ck804[0]); + + /* There is no extension information... */ + + /* Compute the checksums. */ + return mptable_finalize(mc); +} + +unsigned long write_smp_table(unsigned long addr) +{ + void *v = smp_write_floating_table(addr, 0); + return (unsigned long)smp_write_config_table(v); +} diff --git a/src/mainboard/asus/kfsn4-dre/resourcemap.c b/src/mainboard/asus/kfsn4-dre/resourcemap.c new file mode 100644 index 0000000..5ba0b01 --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/resourcemap.c @@ -0,0 +1,284 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering + * + * Copyright (C) 2007 AMD + * Written by Yinghai Lu <yinghailu(a)amd.com> for AMD. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +static void setup_mb_resource_map(void) +{ + static const unsigned int register_values[] = { + /* Careful set limit registers before base registers which contain the enables */ + /* DRAM Limit i Registers + * F1:0x44 i = 0 + * F1:0x4C i = 1 + * F1:0x54 i = 2 + * F1:0x5C i = 3 + * F1:0x64 i = 4 + * F1:0x6C i = 5 + * F1:0x74 i = 6 + * F1:0x7C i = 7 + * [ 2: 0] Destination Node ID + * 000 = Node 0 + * 001 = Node 1 + * 010 = Node 2 + * 011 = Node 3 + * 100 = Node 4 + * 101 = Node 5 + * 110 = Node 6 + * 111 = Node 7 + * [ 7: 3] Reserved + * [10: 8] Interleave select + * specifies the values of A[14:12] to use with interleave enable. + * [15:11] Reserved + * [31:16] DRAM Limit Address i Bits 39-24 + * This field defines the upper address bits of a 40 bit address + * that define the end of the DRAM region. + */ + // PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x44), 0x0000f8f8, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x4C), 0x0000f8f8, 0x00000001, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x54), 0x0000f8f8, 0x00000002, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x5C), 0x0000f8f8, 0x00000003, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x64), 0x0000f8f8, 0x00000004, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x6C), 0x0000f8f8, 0x00000005, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x74), 0x0000f8f8, 0x00000006, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x7C), 0x0000f8f8, 0x00000007, + + /* DRAM Base i Registers + * F1:0x40 i = 0 + * F1:0x48 i = 1 + * F1:0x50 i = 2 + * F1:0x58 i = 3 + * F1:0x60 i = 4 + * F1:0x68 i = 5 + * F1:0x70 i = 6 + * F1:0x78 i = 7 + * [ 0: 0] Read Enable + * 0 = Reads Disabled + * 1 = Reads Enabled + * [ 1: 1] Write Enable + * 0 = Writes Disabled + * 1 = Writes Enabled + * [ 7: 2] Reserved + * [10: 8] Interleave Enable + * 000 = No interleave + * 001 = Interleave on A[12] (2 nodes) + * 010 = reserved + * 011 = Interleave on A[12] and A[14] (4 nodes) + * 100 = reserved + * 101 = reserved + * 110 = reserved + * 111 = Interleve on A[12] and A[13] and A[14] (8 nodes) + * [15:11] Reserved + * [31:16] DRAM Base Address i Bits 39-24 + * This field defines the upper address bits of a 40-bit address + * that define the start of the DRAM region. + */ + // PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x40), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x48), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x50), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x58), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x60), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x68), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x70), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x78), 0x0000f8fc, 0x00000000, + + /* Memory-Mapped I/O Limit i Registers + * F1:0x84 i = 0 + * F1:0x8C i = 1 + * F1:0x94 i = 2 + * F1:0x9C i = 3 + * F1:0xA4 i = 4 + * F1:0xAC i = 5 + * F1:0xB4 i = 6 + * F1:0xBC i = 7 + * [ 2: 0] Destination Node ID + * 000 = Node 0 + * 001 = Node 1 + * 010 = Node 2 + * 011 = Node 3 + * 100 = Node 4 + * 101 = Node 5 + * 110 = Node 6 + * 111 = Node 7 + * [ 3: 3] Reserved + * [ 5: 4] Destination Link ID + * 00 = Link 0 + * 01 = Link 1 + * 10 = Link 2 + * 11 = Reserved + * [ 6: 6] Reserved + * [ 7: 7] Non-Posted + * 0 = CPU writes may be posted + * 1 = CPU writes must be non-posted + * [31: 8] Memory-Mapped I/O Limit Address i (39-16) + * This field defines the upp adddress bits of a 40-bit address that + * defines the end of a memory-mapped I/O region n + */ + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x84), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x8C), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x94), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x9C), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xA4), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xAC), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xB4), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xBC), 0x00000048, 0x00000000, + + /* Memory-Mapped I/O Base i Registers + * F1:0x80 i = 0 + * F1:0x88 i = 1 + * F1:0x90 i = 2 + * F1:0x98 i = 3 + * F1:0xA0 i = 4 + * F1:0xA8 i = 5 + * F1:0xB0 i = 6 + * F1:0xB8 i = 7 + * [ 0: 0] Read Enable + * 0 = Reads disabled + * 1 = Reads Enabled + * [ 1: 1] Write Enable + * 0 = Writes disabled + * 1 = Writes Enabled + * [ 2: 2] Cpu Disable + * 0 = Cpu can use this I/O range + * 1 = Cpu requests do not use this I/O range + * [ 3: 3] Lock + * 0 = base/limit registers i are read/write + * 1 = base/limit registers i are read-only + * [ 7: 4] Reserved + * [31: 8] Memory-Mapped I/O Base Address i (39-16) + * This field defines the upper address bits of a 40bit address + * that defines the start of memory-mapped I/O region i + */ + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x80), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x88), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x90), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x98), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xA0), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xA8), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xB0), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xB8), 0x000000f0, 0x00000000, + + /* PCI I/O Limit i Registers + * F1:0xC4 i = 0 + * F1:0xCC i = 1 + * F1:0xD4 i = 2 + * F1:0xDC i = 3 + * [ 2: 0] Destination Node ID + * 000 = Node 0 + * 001 = Node 1 + * 010 = Node 2 + * 011 = Node 3 + * 100 = Node 4 + * 101 = Node 5 + * 110 = Node 6 + * 111 = Node 7 + * [ 3: 3] Reserved + * [ 5: 4] Destination Link ID + * 00 = Link 0 + * 01 = Link 1 + * 10 = Link 2 + * 11 = reserved + * [11: 6] Reserved + * [24:12] PCI I/O Limit Address i + * This field defines the end of PCI I/O region n + * [31:25] Reserved + */ + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xC4), 0xFE000FC8, 0x00fff010, /* link 1 of cpu 0 --> Nvidia CK 804 */ + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xCC), 0xFE000FC8, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xD4), 0xFE000FC8, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xDC), 0xFE000FC8, 0x00000000, + + /* PCI I/O Base i Registers + * F1:0xC0 i = 0 + * F1:0xC8 i = 1 + * F1:0xD0 i = 2 + * F1:0xD8 i = 3 + * [ 0: 0] Read Enable + * 0 = Reads Disabled + * 1 = Reads Enabled + * [ 1: 1] Write Enable + * 0 = Writes Disabled + * 1 = Writes Enabled + * [ 3: 2] Reserved + * [ 4: 4] VGA Enable + * 0 = VGA matches Disabled + * 1 = matches all address < 64K and where A[9:0] is in the + * range 3B0-3BB or 3C0-3DF independent of the base & limit registers + * [ 5: 5] ISA Enable + * 0 = ISA matches Disabled + * 1 = Blocks address < 64K and in the last 768 bytes of eack 1K block + * from matching agains this base/limit pair + * [11: 6] Reserved + * [24:12] PCI I/O Base i + * This field defines the start of PCI I/O region n + * [31:25] Reserved + */ +// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xC0), 0xFE000FCC, 0x00001013, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xC8), 0xFE000FCC, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xD0), 0xFE000FCC, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xD8), 0xFE000FCC, 0x00000000, + + /* Config Base and Limit i Registers + * F1:0xE0 i = 0 + * F1:0xE4 i = 1 + * F1:0xE8 i = 2 + * F1:0xEC i = 3 + * [ 0: 0] Read Enable + * 0 = Reads Disabled + * 1 = Reads Enabled + * [ 1: 1] Write Enable + * 0 = Writes Disabled + * 1 = Writes Enabled + * [ 2: 2] Device Number Compare Enable + * 0 = The ranges are based on bus number + * 1 = The ranges are ranges of devices on bus 0 + * [ 3: 3] Reserved + * [ 6: 4] Destination Node + * 000 = Node 0 + * 001 = Node 1 + * 010 = Node 2 + * 011 = Node 3 + * 100 = Node 4 + * 101 = Node 5 + * 110 = Node 6 + * 111 = Node 7 + * [ 7: 7] Reserved + * [ 9: 8] Destination Link + * 00 = Link 0 + * 01 = Link 1 + * 10 = Link 2 + * 11 - Reserved + * [15:10] Reserved + * [23:16] Bus Number Base i + * This field defines the lowest bus number in configuration region i + * [31:24] Bus Number Limit i + * This field defines the highest bus number in configuration region i + */ + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xE0), 0x0000FC88, 0x05000103, /* link 1 of cpu 0 --> Nvidia CK 804 */ + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xE4), 0x0000FC88, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xE8), 0x0000FC88, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xEC), 0x0000FC88, 0x00000000, + + }; + + int max; + max = ARRAY_SIZE(register_values); + setup_resource_map(register_values, max); +} diff --git a/src/mainboard/asus/kfsn4-dre/romstage.c b/src/mainboard/asus/kfsn4-dre/romstage.c new file mode 100644 index 0000000..8075638 --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/romstage.c @@ -0,0 +1,382 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2015 Timothy Pearson <tpearson(a)raptorengineeringinc.com>, Raptor Engineering + * + * Copyright (C) 2007 AMD + * Written by Yinghai Lu <yinghailu(a)amd.com> for AMD. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#define FAM10_SCAN_PCI_BUS 0 +#define FAM10_ALLOCATE_IO_RANGE 1 + +unsigned int get_sbdn(unsigned bus); + +#include <stdint.h> +#include <string.h> +#include <reset.h> +#include <device/pci_def.h> +#include <device/pci_ids.h> +#include <arch/io.h> +#include <device/pnp_def.h> +#include <cpu/x86/lapic.h> +#include <console/console.h> +#include <lib.h> +#include <spd.h> +#include <cpu/amd/model_10xxx_rev.h> +#include "southbridge/nvidia/ck804/early_smbus.h" +#include <northbridge/amd/amdfam10/raminit.h> +#include <northbridge/amd/amdfam10/amdfam10.h> +#include "lib/delay.c" +#include <cpu/x86/lapic.h> +#include "northbridge/amd/amdfam10/reset_test.c" +#include <superio/winbond/common/winbond.h> +#include <superio/winbond/w83627thg/w83627thg.h> +#include <cpu/x86/bist.h> +// #include "northbridge/amd/amdk8/incoherent_ht.c" +#include "northbridge/amd/amdfam10/debug.c" +#include "northbridge/amd/amdfam10/setup_resource_map.c" + +#define SERIAL_DEV PNP_DEV(0x2e, W83627THG_SP1) + +static void activate_spd_rom(const struct mem_controller *ctrl); + +static inline int spd_read_byte(unsigned device, unsigned address) +{ + return smbus_read_byte(device, address); +} + +#include <northbridge/amd/amdfam10/amdfam10.h> +#include "northbridge/amd/amdfam10/raminit_sysinfo_in_ram.c" +#include "northbridge/amd/amdfam10/pci.c" +#include "resourcemap.c" +#include "cpu/amd/quadcore/quadcore.c" + +/* + * Avoid crash (complete with severe memory corruption!) during initial CAR boot + * in ck804_early_setup_x(). + * Interestingly once the system is fully booted into Linux this can be set, but + * not before! Apparently something isn't initialized but the amount of effort + * required to fix this is non-negligible and of unknown real-world benefit + */ +#define CK804_SKIP_PCI_REG_78_INIT 1 + +#define CK804_MB_SETUP \ + RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+33, ~(0x0f),(0x04 | 0x01), /* -ENOINFO Proprietary BIOS sets this register; "When in Rome..."*/ + +#include <southbridge/nvidia/ck804/early_setup_ss.h> +#include "southbridge/nvidia/ck804/early_setup_car.c" +#include <cpu/amd/microcode.h> + +#include "cpu/amd/model_10xxx/init_cpus.c" +#include "northbridge/amd/amdfam10/early_ht.c" + +#define GPIO3_DEV PNP_DEV(0x2e, W83627THG_GPIO3) + +/** + * @brief Get SouthBridge device number + * @param[in] bus target bus number + * @return southbridge device number + */ +unsigned int get_sbdn(unsigned bus) +{ + device_t dev; + + dev = pci_locate_device_on_bus(PCI_ID(PCI_VENDOR_ID_NVIDIA, + PCI_DEVICE_ID_NVIDIA_CK804_PRO), bus); + return (dev >> 15) & 0x1f; +} + +/* + * ASUS KFSN4-DRE specific SPD enable/disable magic. + * + * Setting CK804 GPIO43 and GPIO44 to 0 and 0 respectively will make the + * board DIMMs accessible at SMBus/SPD offsets 0x50-0x53. Per default the SPD + * offsets 0x50-0x53 are _not_ readable (all SPD reads will return 0xff) which + * will make RAM init fail. + * + * Disable SPD access after RAM init to allow access to standard SMBus/I2C offsets + * which is required e.g. by lm-sensors. + */ + +#define CK804_BOARD_BOOT_BASE_UNIT_UID 1 + +static const unsigned int ctrl_conf_enable_spd_node0[] = { + RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+42, ~(0x0f),(0x04 | 0x00),/* W2,GPIO43, U6 input S0*/ + RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+43, ~(0x0f),(0x04 | 0x00),/* W3,GPIO44, U6 input S1*/ +}; + +static const unsigned int ctrl_conf_enable_spd_node1[] = { + RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+42, ~(0x0f),(0x04 | 0x00),/* W2,GPIO43, U6 input S0*/ + RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+43, ~(0x0f),(0x04 | 0x01),/* W3,GPIO44, U6 input S1*/ +}; + +static const unsigned int ctrl_conf_disable_spd[] = { + RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+42, ~(0x0f),(0x04 | 0x01),/* W2,GPIO43, U6 input S0*/ + RES_PORT_IO_8, SYSCTRL_IO_BASE + 0xc0+43, ~(0x0f),(0x04 | 0x00),/* W3,GPIO44, U6 input S1*/ +}; + +static const unsigned int ctrl_conf_fix_pci_numbering[] = { + RES_PCI_IO, PCI_ADDR(0, 0, 0, 0x44), ~(0x00010000), 0x00000000, /* Force CK804 to start its internal device numbering (Base Unit ID) at 0 instead of the power-on default of 1 */ +}; + +static const unsigned int ctrl_conf_enable_msi_mapping[] = { + RES_PCI_IO, PCI_ADDR(0, 0, 0, 0xe0), ~(0x00000000), 0x00010000, /* Enable MSI mapping on host bridge -- without this Linux cannot use the network device MSI interrupts! */ +}; + +static void ck804_control(const unsigned int* values, u32 size, uint8_t bus_unit_id) +{ + unsigned busn[4], io_base[4]; + int i, ck804_num = 0; + + for (i = 0; i < 4; i++) { + u32 id; + device_t dev; + if (i == 0) /* SB chain */ + dev = PCI_DEV(i * 0x40, bus_unit_id, 0); + else + dev = 0; + id = pci_read_config32(dev, PCI_VENDOR_ID); + if (id == 0x005e10de) { + busn[ck804_num] = i * 0x40; + io_base[ck804_num] = i * 0x4000; + ck804_num++; + } + } + + if (ck804_num < 1) + printk(BIOS_WARNING, "CK804 not found at device base unit id %02x!\n", bus_unit_id); + + ck804_early_set_port(ck804_num, busn, io_base); + + setup_resource_map_x_offset(values, + size, + PCI_DEV(0, bus_unit_id, 0), io_base[0]); + + ck804_early_clear_port(ck804_num, busn, io_base); +} + +static void sio_setup(void) +{ + u32 dword; + u8 byte; + + /* Subject decoding */ + byte = pci_read_config8(PCI_DEV(0, CK804_BOARD_BOOT_BASE_UNIT_UID + 1, 0), 0x7b); + byte |= 0x20; + pci_write_config8(PCI_DEV(0, CK804_BOARD_BOOT_BASE_UNIT_UID + 1, 0), 0x7b, byte); + + /* LPC Positive Decode 0 */ + dword = pci_read_config32(PCI_DEV(0, CK804_BOARD_BOOT_BASE_UNIT_UID + 1, 0), 0xa0); + /* Serial 0, Serial 1 */ + dword |= (1 << 0) | (1 << 1); + pci_write_config32(PCI_DEV(0, CK804_BOARD_BOOT_BASE_UNIT_UID + 1, 0), 0xa0, dword); +} + +static const uint8_t spd_addr[] = { + // Node 0 + RC00, DIMM0, DIMM2, DIMM4, DIMM6, DIMM1, DIMM3, DIMM5, DIMM7, +#if CONFIG_MAX_PHYSICAL_CPUS > 1 + // Node 1 + RC01, DIMM0, DIMM2, DIMM4, DIMM6, DIMM1, DIMM3, DIMM5, DIMM7, +#endif +}; + +static void activate_spd_rom(const struct mem_controller *ctrl) { + printk(BIOS_DEBUG, "activate_spd_rom() for node %02x\n", ctrl->node_id); + if (ctrl->node_id == 0) { + printk(BIOS_DEBUG, "enable_spd_node0()\n"); + ck804_control(ctrl_conf_enable_spd_node0, ARRAY_SIZE(ctrl_conf_enable_spd_node0), CK804_DEVN_BASE); + } + else if (ctrl->node_id == 1) { + printk(BIOS_DEBUG, "enable_spd_node1()\n"); + ck804_control(ctrl_conf_enable_spd_node1, ARRAY_SIZE(ctrl_conf_enable_spd_node1), CK804_DEVN_BASE); + } +} + +void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx) +{ + struct sys_info *sysinfo = &sysinfo_car; + + u32 bsp_apicid = 0, val, wants_reset; + msr_t msr; + + if (!cpu_init_detectedx && boot_cpu()) { + /* Nothing special needs to be done to find bus 0 */ + /* Allow the HT devices to be found */ + set_bsp_node_CHtExtNodeCfgEn(); + enumerate_ht_chain(); + sio_setup(); + } + + post_code(0x30); + + if (bist == 0) + bsp_apicid = init_cpus(cpu_init_detectedx, sysinfo); + + post_code(0x32); + + winbond_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE); + console_init(); + + /* Halt if there was a built in self test failure */ + report_bist_failure(bist); + + val = cpuid_eax(1); + printk(BIOS_DEBUG, "BSP Family_Model: %08x\n", val); + printk(BIOS_DEBUG, "*sysinfo range: [%p,%p]\n",sysinfo,sysinfo+1); + printk(BIOS_DEBUG, "bsp_apicid = %02x\n", bsp_apicid); + printk(BIOS_DEBUG, "cpu_init_detectedx = %08lx\n", cpu_init_detectedx); + + /* Setup sysinfo defaults */ + set_sysinfo_in_ram(0); + + update_microcode(val); + + post_code(0x33); + + cpuSetAMDMSR(); + post_code(0x34); + + amd_ht_init(sysinfo); + post_code(0x35); + + /* Setup nodes PCI space and start core 0 AP init. */ + finalize_node_setup(sysinfo); + + /* Setup any mainboard PCI settings etc. */ + setup_mb_resource_map(); + post_code(0x36); + + /* wait for all the APs core0 started by finalize_node_setup. */ + /* FIXME: A bunch of cores are going to start output to serial at once. + * It would be nice to fix up prink spinlocks for ROM XIP mode. + * I think it could be done by putting the spinlock flag in the cache + * of the BSP located right after sysinfo. + */ + wait_all_core0_started(); + +#if CONFIG_LOGICAL_CPUS + /* Core0 on each node is configured. Now setup any additional cores. */ + printk(BIOS_DEBUG, "start_other_cores()\n"); + start_other_cores(); + post_code(0x37); + wait_all_other_cores_started(bsp_apicid); +#endif + + printk(BIOS_DEBUG, "set_ck804_base_unit_id()\n"); + ck804_control(ctrl_conf_fix_pci_numbering, ARRAY_SIZE(ctrl_conf_fix_pci_numbering), CK804_BOARD_BOOT_BASE_UNIT_UID); + + post_code(0x38); + +#if CONFIG_SET_FIDVID + msr = rdmsr(0xc0010071); + printk(BIOS_DEBUG, "\nBegin FIDVID MSR 0xc0010071 0x%08x 0x%08x\n", msr.hi, msr.lo); + + post_code(0x39); + + if (!warm_reset_detect(0)) { // BSP is node 0 + init_fidvid_bsp(bsp_apicid, sysinfo->nodes); + } else { + init_fidvid_stage2(bsp_apicid, 0); // BSP is node 0 + } + + post_code(0x3A); + + /* show final fid and vid */ + msr=rdmsr(0xc0010071); + printk(BIOS_DEBUG, "End FIDVIDMSR 0xc0010071 0x%08x 0x%08x\n", msr.hi, msr.lo); +#endif + + init_timer(); // Need to use TMICT to synconize FID/VID + + wants_reset = ck804_early_setup_x(); + + /* Reset for HT, FIDVID, PLL and errata changes to take affect. */ + if (!warm_reset_detect(0)) { + printk(BIOS_INFO, "...WARM RESET...\n\n\n"); + soft_reset(); + die("After soft_reset_x - shouldn't see this message!!!\n"); + } + + if (wants_reset) { + printk(BIOS_DEBUG, "ck804_early_setup_x wanted additional reset!\n"); + } + + post_code(0x3B); + + /* It's the time to set ctrl in sysinfo now; */ + printk(BIOS_DEBUG, "fill_mem_ctrl()\n"); + fill_mem_ctrl(sysinfo->nodes, sysinfo->ctrl, spd_addr); + post_code(0x3D); + + printk(BIOS_DEBUG, "enable_smbus()\n"); + enable_smbus(); + +#if CONFIG_DEBUG_SMBUS + dump_spd_registers(&cpu[0]); + dump_smbus_registers(); +#endif + + post_code(0x40); + + printk(BIOS_DEBUG, "raminit_amdmct()\n"); + raminit_amdmct(sysinfo); + post_code(0x41); + + printk(BIOS_DEBUG, "disable_spd()\n"); + ck804_control(ctrl_conf_disable_spd, ARRAY_SIZE(ctrl_conf_disable_spd), CK804_DEVN_BASE); + + printk(BIOS_DEBUG, "enable_msi_mapping()\n"); + ck804_control(ctrl_conf_enable_msi_mapping, ARRAY_SIZE(ctrl_conf_enable_msi_mapping), CK804_DEVN_BASE); + + /* Initialize GPIO */ + /* Access SuperIO GPI03 logical device */ + u16 port = GPIO3_DEV >> 8; + outb(0x87, port); + outb(0x87, port); + pnp_set_logical_device(GPIO3_DEV); + pnp_write_config(GPIO3_DEV, 0xf0, 0x7f); // Set GP37 (power LED) to output + pnp_write_config(GPIO3_DEV, 0xf1, 0x80); // Set GP37 (power LED) on + /* Restore default SuperIO access */ + outb(0xaa, port); + + post_cache_as_ram(); // BSP switch stack to ram, copy then execute LB. + post_code(0x43); // Should never see this post code. +} + +/** + * BOOL AMD_CB_ManualBUIDSwapList(u8 Node, u8 Link, u8 **List) + * Description: + * This routine is called every time a non-coherent chain is processed. + * BUID assignment may be controlled explicitly on a non-coherent chain. Provide a + * swap list. The first part of the list controls the BUID assignment and the + * second part of the list provides the device to device linking. Device orientation + * can be detected automatically, or explicitly. See documentation for more details. + * + * Automatic non-coherent init assigns BUIDs starting at 1 and incrementing sequentially + * based on each device's unit count. + * + * Parameters: + * @param[in] node = The node on which this chain is located + * @param[in] link = The link on the host for this chain + * @param[out] List = supply a pointer to a list + */ +BOOL AMD_CB_ManualBUIDSwapList (u8 node, u8 link, const u8 **List) +{ + return 0; +} diff --git a/src/mainboard/asus/kfsn4-dre/spd_notes.txt b/src/mainboard/asus/kfsn4-dre/spd_notes.txt new file mode 100644 index 0000000..c0fc4ce --- /dev/null +++ b/src/mainboard/asus/kfsn4-dre/spd_notes.txt @@ -0,0 +1,49 @@ +==================================================================================================== +SPD mux +==================================================================================================== + +DIMM_A1 SDA signal traced to U6 pin 1 +Destructive testing of failed board (removal of U7 northbridge!) yielded the following information: +U6 S0 <--> U7 W2 +U6 S1 <--> U7 W3 + +Proprietary BIOS enables the SPD during POST with: +S0: LOW +S1: LOW + +then temporarily switches to: +S0: LOW +S1: HIGH + +then switches to runtime mode with: +S0: HIGH +S1: LOW + +After probing with a custom GPIO-flipping tool under Linux the following GPIO mappings were found: +CK804 pin W2 <--> GPIO43 +CK804 pin W3 <--> GPIO44 + +==================================================================================================== +Other hardware +==================================================================================================== + +Power LED (-) is connected to U15 (SuperIO) pin 64 via U4 pins 5,6 and a small MOSFET +ID LED (-) is connected to ??? via U4 pins 1,2,3,4 and U77 pins 5,6 + +PCIe slot WAKE# connects to U7 pin E23 (PCIE_WAKE#) + +CPU_WARN1 is driven by (???) via a simple buffer (U13 pin 10) +MEM_WARN1 is driven by U7 pin AD3 (CPUVDD_EN) via a simple buffer (U101 pin 3) + +U7 pin AK3 is disconnected (routed to unpopulated capacitor/resistor) +PU1 pin 37 (VDDPWRGD) drives U7 pin AJ4 (CPU_VLD) +A small MOSFET directly above another small MOSFET directly above the right-hand edge of the PCIe slot drives U7 pin AK5 (HT_VLD) + +When > Barcelona CPU installed on PCB rev 1.04G: +U7 pin AK4 (MEM_VLD): HIGH +PU1 pin 37: LOW +U7 pin AK5: LOW + +HyperTransport 1.2V supply appears to be generated by a linear regulator containing Q191 and downconverting the CK804 1.5V supply +The enable pin appears to be tied to AUX_PANEL pin 1 (+5VSB) via a resistor +Through two MOSFETs the HT supply enable pin is tied to U7 pin AE3 (HTVDD_EN)

1 0

← Newer
1
...
8
9
10
11
12
13
14
...
124
Older →

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

coreboot-gerrit January 2015