Change in coreboot[master]: mb/google/dedede/var/cret: Add audio support

[Dtrain Hsu (Code Review)]

Dtrain Hsu has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/51841 )

Change subject: mb/google/dedede/var/cret: Add audio support
......................................................................

mb/google/dedede/var/cret: Add audio support

Select the drivers for DA7219 codec and MAX98360A spk amp

BUG=b:183771323
BRANCH=dedede
TEST=emerge-dedede coreboot chromeos-bootimage

Signed-off-by: Dtrain Hsu 
Change-Id: I3fd7c374fc8214e25a28fb9ba62a9c8473d3f755
---
M src/mainboard/google/dedede/variants/cret/overridetree.cb
1 file changed, 26 insertions(+), 2 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/41/51841/1

diff --git a/src/mainboard/google/dedede/variants/cret/overridetree.cb b/src/mainboard/google/dedede/variants/cret/overridetree.cb
index 522c488..45e7afb 100644
--- a/src/mainboard/google/dedede/variants/cret/overridetree.cb
+++ b/src/mainboard/google/dedede/variants/cret/overridetree.cb
@@ -139,7 +139,31 @@
    	end # I2C 2
    	device pci 15.3 off  end # I2C 3
    	device pci 1c.7 on end
-		device pci 19.0 on end
-		device pci 1f.3 on end
+		device pci 19.0 on
+			chip drivers/i2c/da7219
+				register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_BOTH(GPP_D16)"
+				register "btn_cfg" = "50"
+				register "mic_det_thr" = "500"
+				register "jack_ins_deb" = "20"
+				register "jack_det_rate" = ""32ms_64ms""
+				register "jack_rem_deb" = "1"
+				register "a_d_btn_thr" = "0xa"
+				register "d_b_btn_thr" = "0x16"
+				register "b_c_btn_thr" = "0x21"
+				register "c_mic_btn_thr" = "0x3e"
+				register "btn_avg" = "4"
+				register "adc_1bit_rpt" = "1"
+				register "micbias_lvl" = "2600"
+				register "mic_amp_in_sel" = ""diff""
+				device i2c 1a on end
+			end
+		end #I2C 4
+		device pci 1f.3 on
+			chip drivers/generic/max98357a
+				register "hid" = ""MX98360A""
+				register "sdmode_gpio" =  "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_D17)"
+				device generic 0 on end
+			end
+		end # Intel HDA
    end
 end