Change in coreboot[master]: soc/intel/cannonlake: Report correct latencies for C states - coreboot-gerrit

17 Aug 2021


      Attention is currently required from:  Felix Singer, Nico Huber, Michael Niewöhner, Patrick Rudolph.
Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/56664 )
Change subject: soc/intel/cannonlake: Report correct latencies for C states
......................................................................
Patch Set 2: Code-Review+2
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/56664
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I001f510601a762faa52b757b9ed7312ed5dff5f1
Gerrit-Change-Number: 56664
Gerrit-PatchSet: 2
Gerrit-Owner:  Felix Singer felixsinger@posteo.net
Gerrit-Reviewer: Angel Pons th3fanbus@gmail.com
Gerrit-Reviewer: Nico Huber nico.h@gmx.de
Gerrit-Reviewer: Patrick Rudolph siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Michael Niewöhner foss@mniewoehner.de
Gerrit-CC: Paul Menzel paulepanter@mailbox.org
Gerrit-Attention:  Felix Singer felixsinger@posteo.net
Gerrit-Attention: Nico Huber nico.h@gmx.de
Gerrit-Attention: Michael Niewöhner foss@mniewoehner.de
Gerrit-Attention: Patrick Rudolph siro@das-labor.org
Gerrit-Comment-Date: Tue, 17 Aug 2021 15:15:06 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment