[XS] Change in coreboot[main]: soc/intel/cannonlake: Change the maximum C state to C8

[Sean Rhodes (Code Review)]

Sean Rhodes has submitted this change. ( https://review.coreboot.org/c/coreboot/+/86200?usp=email )

Change subject: soc/intel/cannonlake: Change the maximum C state to C8
......................................................................

soc/intel/cannonlake: Change the maximum C state to C8

The EDS says that Cannon Lake "supports C0, C2, C3, C6, C8,
and C10 package states". Update the highest state for non-S0ix
boards accordingly.

Change-Id: Ia73e5119041616d4b2e0916b3f0d537c30f8568a
Signed-off-by: Sean Rhodes 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86200
Reviewed-by: Jérémy Compostella 
Tested-by: build bot (Jenkins) 
---
M src/soc/intel/cannonlake/acpi.c
1 file changed, 1 insertion(+), 1 deletion(-)

Approvals:
  build bot (Jenkins): Verified
  Jérémy Compostella: Looks good to me, approved

diff --git a/src/soc/intel/cannonlake/acpi.c b/src/soc/intel/cannonlake/acpi.c
index 3b2a57c..d6cfa68 100644
--- a/src/soc/intel/cannonlake/acpi.c
+++ b/src/soc/intel/cannonlake/acpi.c
@@ -103,7 +103,7 @@
 static int cstate_set_non_s0ix[] = {
    C_STATE_C1E,
    C_STATE_C6_LONG_LAT,
-	C_STATE_C7S_LONG_LAT
+	C_STATE_C8
 };

static int cstate_set_s0ix[] = {