Change in coreboot[master]: soc/intel/xeon_sp: Enable NO_CBFS_MCACHE

[Christian Walter (Code Review)]

Christian Walter has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/48274 )

Change subject: soc/intel/xeon_sp: Enable NO_CBFS_MCACHE
......................................................................

soc/intel/xeon_sp: Enable NO_CBFS_MCACHE

Enable NO_CBFS_MCACHE for now as this breaks Xeon-SP platforms.

Change-Id: Id6b9516234ba36fda8ef478a4635e1333078ad1f
Signed-off-by: Christian Walter 
---
M src/soc/intel/xeon_sp/Kconfig
1 file changed, 1 insertion(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/74/48274/1

diff --git a/src/soc/intel/xeon_sp/Kconfig b/src/soc/intel/xeon_sp/Kconfig
index 2028a5e..c27c75d 100644
--- a/src/soc/intel/xeon_sp/Kconfig
+++ b/src/soc/intel/xeon_sp/Kconfig
@@ -66,6 +66,7 @@
    select HAVE_SMI_HANDLER
    select X86_SMM_LOADER_VERSION2
    select REG_SCRIPT
+	select NO_CBFS_MCACHE

config MAINBOARD_USES_FSP2_0
      bool

[Christian Walter (Code Review)]

Christian Walter has abandoned this change. ( https://review.coreboot.org/c/coreboot/+/48274 )

Change subject: soc/intel/xeon_sp: Enable NO_CBFS_MCACHE
......................................................................

Abandoned

Abounding for CB: 48282