Change in coreboot[master]: soc/intel/alderlake: Configure FSP UPDs for minimum assertion widths

[Furquan Shaikh (Code Review)]

Attention is currently required from: Maulik V Vaghela, Tim Wawrzynczak, Rizwan Qureshi, Nick Vaccaro, Sridhar Siricilla, Meera Ravindranath, Patrick Rudolph, Karthik Ramasubramanian.
Furquan Shaikh has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/51846 )

Change subject: soc/intel/alderlake: Configure FSP UPDs for minimum assertion widths
......................................................................

Patch Set 2:

(1 comment)

File src/soc/intel/alderlake/fsp_params.c:

https://review.coreboot.org/c/coreboot/+/51846/comment/b9b3abbf_a3572ae8 
PS1, Line 276: /* Apply minimum assertion width settings if non-zero */
> Can you please ensure that this is re-evaluated for TGL and JSL too?

Added Nick and Karthik since TGL and JSL are also impacted and will require the change as I mentioned in comment above.