[S] Change in coreboot[main]: soc/intel/pantherlake: Skip exposing CPUJTAG at kernel

[Jérémy Compostella (Code Review)]

Attention is currently required from: Dinesh Gehlot, Intel coreboot Reviewers, Jayvik Desai, Kapil Porwal, Paul Menzel, Pranava Y N, Subrata Banik.

Jérémy Compostella has posted comments on this change by Subrata Banik. ( https://review.coreboot.org/c/coreboot/+/86393?usp=email )

Change subject: soc/intel/pantherlake: Skip exposing CPUJTAG at kernel
......................................................................

Patch Set 4:

(2 comments)

Commit Message:

https://review.coreboot.org/c/coreboot/+/86393/comment/f908afc5_a4ce8efb?usp... :
PS4, Line 9: This patch avoids exposing CPUJTAG GPIO PADs as these are internal
This patch prevents the exposure of CPU JTAG GPIO pads, as these are
internal GPIO pins used for SoC debugging purposes and should not permit
kernel-level configuration.

File src/soc/intel/pantherlake/acpi/gpio.asl:

https://review.coreboot.org/c/coreboot/+/86393/comment/5bb3df91_92c783c3?usp... :
PS4, Line 530: 	/* Don't expose first bank/group in community 3: CPUJTAG because
I believe that it does not comply with coreboot style. Shouldn't it be?
```
/*
 * Don't expose first bank/group in community 3: CPUJTAG because
 * CPUJTAG doesn't required to be controlled by kernel pinctrl driver.
 */
```