Change in coreboot[master]: soc/intel/jasperlake: Simplify FSP chipset lockdown configuration

Show replies by date

1162
days inactive
1162
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Felix Singer (Code Review)