Change in coreboot[master]: soc/amd/cezanne/pcie_gpp: scan internal PCI buses - coreboot-gerrit

7 Feb 2021


      Attention is currently required from: Jason Glenesk, Martin Roth, Marshall Dawson, Felix Held.
Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/50334 )
Change subject: soc/amd/cezanne/pcie_gpp: scan internal PCI buses
......................................................................
Patch Set 3: Code-Review+2
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/50334
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: If7ff0f2ecde9189691548e071ddcfe1916933571
Gerrit-Change-Number: 50334
Gerrit-PatchSet: 3
Gerrit-Owner: Felix Held felix-coreboot@felixheld.de
Gerrit-Reviewer: Angel Pons th3fanbus@gmail.com
Gerrit-Reviewer: Jason Glenesk jason.glenesk@gmail.com
Gerrit-Reviewer: Marshall Dawson marshalldawson3rd@gmail.com
Gerrit-Reviewer: Martin Roth martinroth@google.com
Gerrit-Reviewer: Patrick Georgi pgeorgi@google.com
Gerrit-Reviewer: Raul Rangel rrangel@chromium.org
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-Attention: Jason Glenesk jason.glenesk@gmail.com
Gerrit-Attention: Martin Roth martinroth@google.com
Gerrit-Attention: Marshall Dawson marshalldawson3rd@gmail.com
Gerrit-Attention: Felix Held felix-coreboot@felixheld.de
Gerrit-Comment-Date: Sun, 07 Feb 2021 14:43:12 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment