[M] Change in coreboot[main]: soc/intel/xeon_sp: Reserve MMIO high range

Show replies by date

101
days inactive
101
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Paul Menzel (Code Review)