Change in coreboot[master]: mb/intel/shadowmountain: Disable the unused CPU PCIe RP

[Subrata Banik (Code Review)]

Subrata Banik has submitted this change. ( https://review.coreboot.org/c/coreboot/+/51772 )

Change subject: mb/intel/shadowmountain: Disable the unused CPU PCIe RP
......................................................................

mb/intel/shadowmountain: Disable the unused CPU PCIe RP

This patch disables the unsued CPU PCIe RP for shadowmountain.

TEST= Boot shadowmountain and verify the device is disabled.

Signed-off-by: V Sowmya 
Change-Id: Ide2badb06178fca8ff5cf51d8573a14635e190cc
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51772
Reviewed-by: Subrata Banik 
Reviewed-by: Rizwan Qureshi 
Reviewed-by: Angel Pons 
Tested-by: build bot (Jenkins) 
---
M src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb
1 file changed, 1 insertion(+), 1 deletion(-)

Approvals:
  build bot (Jenkins): Verified
  Rizwan Qureshi: Looks good to me, approved
  Subrata Banik: Looks good to me, approved
  Angel Pons: Looks good to me, approved

diff --git a/src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb b/src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb
index 4df8017..98f6400 100644
--- a/src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb
+++ b/src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb
@@ -188,7 +188,7 @@
    	device pci 02.0 on  end # Graphics
    	device pci 04.0 on  end # DPTF
    	device pci 05.0 on  end # IPU
-		device pci 06.0 on  end # PEG60
+		device pci 06.0 off end # PEG60
    	device pci 07.0 on  end # TBT_PCIe0
    	device pci 07.1 on  end # TBT_PCIe1
    	device pci 07.2 on  end # TBT_PCIe2