Change in coreboot[master]: util: Add DDR4 generic SPD for H4AAG165WB-BCWE

[Patrick Georgi (Code Review)]

Patrick Georgi has submitted this change. ( https://review.coreboot.org/c/coreboot/+/51666 )

Change subject: util: Add DDR4 generic SPD for H4AAG165WB-BCWE
......................................................................

util: Add DDR4 generic SPD for H4AAG165WB-BCWE

Add SPD support for DDR4 memory part H4AAG165WB-BCWE.

BUG=b:181732562
TEST=none

Change-Id: I923fcbd08875a2a581fba4b1db00a4d1c1bb11cf
Signed-off-by: Nick Vaccaro 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/51666
Reviewed-by: Furquan Shaikh 
Tested-by: build bot (Jenkins) 
---
M src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt
M util/spd_tools/ddr4/global_ddr4_mem_parts.json.txt
2 files changed, 14 insertions(+), 1 deletion(-)

Approvals:
  build bot (Jenkins): Verified
  Furquan Shaikh: Looks good to me, approved

diff --git a/src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt b/src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt
index 21565c6..96fb261 100644
--- a/src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt
+++ b/src/soc/intel/tigerlake/spd/ddr4_spd_manifest.generated.txt
@@ -14,3 +14,4 @@
 K4AAG165WA-BCTD,ddr4-spd-8.hex
 H5ANAG6NDMR-XNC,ddr4-spd-2.hex
 H5ANAG6NCJR-XNC,ddr4-spd-9.hex
+K4AAG165WB-BCWE,ddr4-spd-9.hex
diff --git a/util/spd_tools/ddr4/global_ddr4_mem_parts.json.txt b/util/spd_tools/ddr4/global_ddr4_mem_parts.json.txt
index 72b0ccd..b6e0ab1 100644
--- a/util/spd_tools/ddr4/global_ddr4_mem_parts.json.txt
+++ b/util/spd_tools/ddr4/global_ddr4_mem_parts.json.txt
@@ -203,6 +203,18 @@
                 "packageBusWidth": 16,
                 "ranksPerPackage": 1
             }
-        }
+        },
+        {
+            // Datasheet Revision: Rev. 0.0, Apr. 2020
+            "name": "K4AAG165WB-BCWE",
+            "attribs": {
+                "speedMTps": 3200,
+                "CL_nRCD_nRP": 22,
+                "capacityPerDieGb": 16,
+                "diesPerPackage": 1,
+                "packageBusWidth": 16,
+                "ranksPerPackage": 1
+            }
+	}
     ]
 }