[S] Change in coreboot[main]: mb/starlabs/starlite_adl: Reconfigure the vGPIO's for CNVi BT

[Sean Rhodes (Code Review)]

Sean Rhodes has submitted this change. ( https://review.coreboot.org/c/coreboot/+/86387?usp=email )

Change subject: mb/starlabs/starlite_adl: Reconfigure the vGPIO's for CNVi BT
......................................................................

mb/starlabs/starlite_adl: Reconfigure the vGPIO's for CNVi BT

It seems FSP will only automatically configure the vGPIO's for
CNVi Bluetooth if USB 2 Port 7 is used. On this board, USB 2
Port 9 is used, so manually confgiure the vGPIO's related to
CNVi for USB Bluetooth instead of UART.

Change-Id: I8d1c337523450de41f11fc9bfbc9b52825d7311c
Signed-off-by: Sean Rhodes 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86387
Reviewed-by: Matt DeVillier 
Tested-by: build bot (Jenkins) 
---
M src/mainboard/starlabs/starlite_adl/variants/mk_v/gpio.c
1 file changed, 21 insertions(+), 11 deletions(-)

Approvals:
  Matt DeVillier: Looks good to me, approved
  build bot (Jenkins): Verified

diff --git a/src/mainboard/starlabs/starlite_adl/variants/mk_v/gpio.c b/src/mainboard/starlabs/starlite_adl/variants/mk_v/gpio.c
index f7a9737..8a0b804 100644
--- a/src/mainboard/starlabs/starlite_adl/variants/mk_v/gpio.c
+++ b/src/mainboard/starlabs/starlite_adl/variants/mk_v/gpio.c
@@ -449,26 +449,36 @@
    /* R7:		Not Connected					*/
    PAD_NC(GPP_R7, NONE),

-	/* BT_EN */
+	/* CNV_BTEN */
    PAD_CFG_GPO(GPP_VGPIO_0, 1, DEEP),
-
-	/* CNVi BT UART0 */
+	/* CNV_BT_HOST_WAKEB */
+	PAD_NC(GPP_VGPIO_4, NONE),
+	/* CNV_BT_IF_SELECT */
+	PAD_CFG_GPO(GPP_VGPIO_5, 1, DEEP),
+	/* vCNV_BT_UART_TXD */
    PAD_NC(GPP_VGPIO_6, NONE),
+	/* vCNV_BT_UART_RXD */
    PAD_NC(GPP_VGPIO_7, NONE),
+	/* vCNV_BT_UART_CTS_B */
    PAD_NC(GPP_VGPIO_8, NONE),
+	/* vCNV_BT_UART_RTS_B */
    PAD_NC(GPP_VGPIO_9, NONE),
-
-	/* CNVi UART0 */
+	/* vUART0_TXD */
    PAD_NC(GPP_VGPIO_18, NONE),
+	/* vUART0_RXD */
    PAD_NC(GPP_VGPIO_19, NONE),
+	/* vUART0_CTS_B */
    PAD_NC(GPP_VGPIO_20, NONE),
+	/* vUART0_RTS_B */
    PAD_NC(GPP_VGPIO_21, NONE),
-
-	/* BT I2S */
-	PAD_CFG_NF(GPP_VGPIO_30, NONE, DEEP, NF3),
-	PAD_CFG_NF(GPP_VGPIO_31, NONE, DEEP, NF3),
-	PAD_CFG_NF(GPP_VGPIO_32, NONE, DEEP, NF3),
-	PAD_CFG_NF(GPP_VGPIO_33, NONE, DEEP, NF3),
+	/* BT_I2S_BCLK */
+	PAD_NC(GPP_VGPIO_30, NONE),
+	/* BT_I2S_SYNC */
+	PAD_NC(GPP_VGPIO_31, NONE),
+	/* BT_I2S_SDO */
+	PAD_NC(GPP_VGPIO_32, NONE),
+	/* BT_I2S_SDI */
+	PAD_NC(GPP_VGPIO_33, NONE),
 };

const struct pad_config *variant_gpio_table(size_t *num)