Change in coreboot[master]: mb/intel/tglrvp: add Tiger Lake memory initialization support

[Srinidhi N Kaushik (Code Review)]

Srinidhi N Kaushik has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/38998 )

Change subject: mb/intel/tglrvp: add Tiger Lake memory initialization support
......................................................................

Patch Set 7: Code-Review+1

(2 comments)

https://review.coreboot.org/c/coreboot/+/38998/4//COMMIT_MSG 
Commit Message:

https://review.coreboot.org/c/coreboot/+/38998/4//COMMIT_MSG@15 
PS4, Line 15: BUG=b:none
> BUG=none

Done

https://review.coreboot.org/c/coreboot/+/38998/4/src/mainboard/intel/tglrvp/... 
File src/mainboard/intel/tglrvp/variants/tglrvp_up3/memory.c:

https://review.coreboot.org/c/coreboot/+/38998/4/src/mainboard/intel/tglrvp/... 
PS4, Line 54: /* Rcomp resistor */
> Are these (rcomp_resistor and RcompTarget) needed given all three memory options are lpddr4x?

I have added the DDR4 case as well