[M] Change in coreboot[master]: soc/amd/picasso: introduce and use pstate_msr bitfield struct

[9elements QA (Code Review)]

9elements QA has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/73643 )

Change subject: soc/amd/picasso: introduce and use pstate_msr bitfield struct
......................................................................

Patch Set 2:

Automatic boot test returned (PASS/FAIL/TOTAL): 9 / 1 / 10

PASS: x86_32  "Hermes CFL" , build config PRODRIVE_HERMES_ 
     and payload TianoCore_UefiPayloadPkg : https://lava.9esec.io/r/155742
PASS: x86_32  "Hermes CFL" , build config PRODRIVE_HERMES 
     and payload TianoCore_UefiPayloadPkg : https://lava.9esec.io/r/155740
PASS: x86_32  "QEMU x86 q35/ich9" , build config EMULATION_QEMU_X86_Q35_SMM_TSEG 
     and payload TianoCore : https://lava.9esec.io/r/155739
PASS: x86_32  "QEMU x86 q35/ich9" , build config EMULATION_QEMU_X86_Q35_SMM_TSEG 
     and payload SeaBIOS : https://lava.9esec.io/r/155738
PASS: x86_32  "QEMU x86 q35/ich9" , build config EMULATION_QEMU_X86_Q35 
     and payload TianoCore : https://lava.9esec.io/r/155737
FAIL: x86_32  "QEMU x86 q35/ich9" , build config EMULATION_QEMU_X86_Q35 
     and payload SeaBIOS : https://lava.9esec.io/r/155736
PASS: x86_64  "QEMU x86 i440fx/piix4" , build config EMULATION_QEMU_X86_I440FX_X86_64 
     and payload SeaBIOS : https://lava.9esec.io/r/155735
PASS: x86_32  "QEMU x86 i440fx/piix4" , build config EMULATION_QEMU_X86_I440FX_ASAN 
     and payload SeaBIOS : https://lava.9esec.io/r/155734
PASS: x86_32  "QEMU x86 i440fx/piix4" , build config EMULATION_QEMU_X86_I440FX_ 
     and payload SeaBIOS : https://lava.9esec.io/r/155733
PASS: x86_32  "QEMU x86 i440fx/piix4" , build config EMULATION_QEMU_X86_I440FX 
     and payload SeaBIOS : https://lava.9esec.io/r/155732

Please note: This test is under development and might not be accurate at all!