Maximilian Brune has posted comments on this change by Maximilian Brune. ( https://review.coreboot.org/c/coreboot/+/85019?usp=email )
Change subject: soc/amd/glinda/pcie_gpp.c: Add PCI routing table ......................................................................
Patch Set 1:
(1 comment)
File src/soc/amd/glinda/pcie_gpp.c:
https://review.coreboot.org/c/coreboot/+/85019/comment/e4cf14b6_11bfd008?usp... : PS1, Line 11: 0 I am not 100% sure that I configured the bridge_irqs correctly (or if I need to configure it at all, since we apparently don't do anything with it).