Angel Pons has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/46492 )
Change subject: sec/intel/txt/common.c: Only log ACM error on failure ......................................................................
sec/intel/txt/common.c: Only log ACM error on failure
The TXT_BIOSACM_ERRORCODE register is only valid if bit 62 is set, or if CBnT is supported and bit 61 is set. Moreover, it is specific to LT-SX.
This allows TXT to work on client platforms, where these registers are regular scratchpads and are not necessarily written to by the BIOS ACM.
Change-Id: If047ad79f12de5e0f34227198ee742b9e2b5eb54 Signed-off-by: Angel Pons th3fanbus@gmail.com --- M src/security/intel/txt/common.c 1 file changed, 0 insertions(+), 2 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/92/46492/1
diff --git a/src/security/intel/txt/common.c b/src/security/intel/txt/common.c index 5f8a976..737ab0a 100644 --- a/src/security/intel/txt/common.c +++ b/src/security/intel/txt/common.c @@ -303,8 +303,6 @@ intel_txt_log_acm_error(read32((void *)TXT_BIOSACM_ERRORCODE)); return -1; } - if (intel_txt_log_acm_error(read32((void *)TXT_BIOSACM_ERRORCODE)) != 1) - return -1;
return 0; }
Arthur Heymans has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46492 )
Change subject: sec/intel/txt/common.c: Only log ACM error on failure ......................................................................
Patch Set 1: Code-Review+1
Patrick Rudolph has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46492 )
Change subject: sec/intel/txt/common.c: Only log ACM error on failure ......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/c/coreboot/+/46492/3//COMMIT_MSG Commit Message:
https://review.coreboot.org/c/coreboot/+/46492/3//COMMIT_MSG@9 PS3, Line 9: The TXT_BIOSACM_ERRORCODE register is only valid if bit 62 is set, or if the register only has 32bits, which bit are you refering to?
Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46492 )
Change subject: sec/intel/txt/common.c: Only log ACM error on failure ......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/c/coreboot/+/46492/3//COMMIT_MSG Commit Message:
https://review.coreboot.org/c/coreboot/+/46492/3//COMMIT_MSG@9 PS3, Line 9: The TXT_BIOSACM_ERRORCODE register is only valid if bit 62 is set, or if
the register only has 32bits, which bit are you refering to?
I think I mixed some of these registers up at some point. Let me check...
Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46492 )
Change subject: sec/intel/txt/common.c: Only log ACM error on failure ......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/c/coreboot/+/46492/3//COMMIT_MSG Commit Message:
https://review.coreboot.org/c/coreboot/+/46492/3//COMMIT_MSG@9 PS3, Line 9: The TXT_BIOSACM_ERRORCODE register is only valid if bit 62 is set, or if
I think I mixed some of these registers up at some point. Let me check...
Ah, I just forgot to specify the bits are in the TXT_SPAD register.
Hello build bot (Jenkins), Arthur Heymans,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/46492
to look at the new patch set (#4).
Change subject: sec/intel/txt/common.c: Only log ACM error on failure ......................................................................
sec/intel/txt/common.c: Only log ACM error on failure
The TXT_BIOSACM_ERRORCODE register is only valid if TXT_SPAD bit 62 is set, or if CBnT is supported and bit 61 is set. Moreover, this is only applicable to LT-SX (i.e. platforms supporting Intel TXT for Servers).
This allows TXT to work on client platforms, where these registers are regular scratchpads and are not necessarily written to by the BIOS ACM.
Change-Id: If047ad79f12de5e0f34227198ee742b9e2b5eb54 Signed-off-by: Angel Pons th3fanbus@gmail.com --- M src/security/intel/txt/common.c 1 file changed, 0 insertions(+), 2 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/92/46492/4
Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46492 )
Change subject: sec/intel/txt/common.c: Only log ACM error on failure ......................................................................
Patch Set 4:
(1 comment)
https://review.coreboot.org/c/coreboot/+/46492/3//COMMIT_MSG Commit Message:
https://review.coreboot.org/c/coreboot/+/46492/3//COMMIT_MSG@9 PS3, Line 9: The TXT_BIOSACM_ERRORCODE register is only valid if bit 62 is set, or if
Ah, I just forgot to specify the bits are in the TXT_SPAD register.
Done
Arthur Heymans has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46492 )
Change subject: sec/intel/txt/common.c: Only log ACM error on failure ......................................................................
Patch Set 4: Code-Review+2
Angel Pons has submitted this change. ( https://review.coreboot.org/c/coreboot/+/46492 )
Change subject: sec/intel/txt/common.c: Only log ACM error on failure ......................................................................
sec/intel/txt/common.c: Only log ACM error on failure
The TXT_BIOSACM_ERRORCODE register is only valid if TXT_SPAD bit 62 is set, or if CBnT is supported and bit 61 is set. Moreover, this is only applicable to LT-SX (i.e. platforms supporting Intel TXT for Servers).
This allows TXT to work on client platforms, where these registers are regular scratchpads and are not necessarily written to by the BIOS ACM.
Change-Id: If047ad79f12de5e0f34227198ee742b9e2b5eb54 Signed-off-by: Angel Pons th3fanbus@gmail.com Reviewed-on: https://review.coreboot.org/c/coreboot/+/46492 Reviewed-by: Arthur Heymans arthur@aheymans.xyz Tested-by: build bot (Jenkins) no-reply@coreboot.org --- M src/security/intel/txt/common.c 1 file changed, 0 insertions(+), 2 deletions(-)
Approvals: build bot (Jenkins): Verified Arthur Heymans: Looks good to me, approved
diff --git a/src/security/intel/txt/common.c b/src/security/intel/txt/common.c index 5f8a976..737ab0a 100644 --- a/src/security/intel/txt/common.c +++ b/src/security/intel/txt/common.c @@ -303,8 +303,6 @@ intel_txt_log_acm_error(read32((void *)TXT_BIOSACM_ERRORCODE)); return -1; } - if (intel_txt_log_acm_error(read32((void *)TXT_BIOSACM_ERRORCODE)) != 1) - return -1;
return 0; }