Attention is currently required from: Intel coreboot Reviewers, Michał Żygowski, Werner Zeh.
Jérémy Compostella has posted comments on this change by Michał Żygowski. ( https://review.coreboot.org/c/coreboot/+/87050?usp=email )
Change subject: soc/intel/elkahrtalake/pmc,gpio: Fix PMC GPE GPIO routes
......................................................................
Patch Set 1: Code-Review+1
(3 comments)
Patchset:
PS1:
Note: I did not open the EDS to verify the values changed by this CL.
Commit Message:
https://review.coreboot.org/c/coreboot/+/87050/comment/ceef9cb0_9ef19959?usp... :
PS1, Line 7: elkahrtalake
elkhartlake
https://review.coreboot.org/c/coreboot/+/87050/comment/958608bd_aa48ca09?usp... :
PS1, Line 10: R&DC
R&DC is not necessary. The document title and number is the reference.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/87050?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I910f3c4c0d31b8d24b83cd2c3a28688b898b5d9f
Gerrit-Change-Number: 87050
Gerrit-PatchSet: 1
Gerrit-Owner: Michał Żygowski
michal.zygowski@3mdeb.com
Gerrit-Reviewer: Intel coreboot Reviewers
intel_coreboot_reviewers@intel.com
Gerrit-Reviewer: Jérémy Compostella
jeremy.compostella@intel.com
Gerrit-Reviewer: Werner Zeh
werner.zeh@siemens.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Intel coreboot Reviewers
intel_coreboot_reviewers@intel.com
Gerrit-Attention: Michał Żygowski
michal.zygowski@3mdeb.com
Gerrit-Attention: Werner Zeh
werner.zeh@siemens.com
Gerrit-Comment-Date: Mon, 31 Mar 2025 16:53:08 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes