[S] Change in coreboot[main]: soc/intel/cnvi: Add GBTE Method - coreboot-gerrit

30 Sep 2024


      Attention is currently required from: Matt DeVillier.
Sean Rhodes has posted comments on this change by Sean Rhodes. ( https://review.coreboot.org/c/coreboot/+/83715?usp=email )
Change subject: soc/intel/cnvi: Add GBTE Method
......................................................................
Patch Set 12:
(1 comment)
File src/soc/intel/common/block/cnvi/cnvi.c:
https://review.coreboot.org/c/coreboot/+/83715/comment/cfb54f6c_461d1dd2?usp... :
PS5, Line 300: 0x090a0000
...
do we have any idea where this value comes from?
Address of VGPIO_0
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/83715?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email

Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I8f6b97b0961579f36cd053b0252213c3335b1c62
Gerrit-Change-Number: 83715
Gerrit-PatchSet: 12
Gerrit-Owner: Sean Rhodes sean@starlabs.systems
Gerrit-Reviewer: Matt DeVillier matt.devillier@gmail.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-Attention: Matt DeVillier matt.devillier@gmail.com
Gerrit-Comment-Date: Mon, 30 Sep 2024 14:53:04 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Matt DeVillier matt.devillier@gmail.com