[S] Change in coreboot[master]: mb/google/skyrim/var/winterhold: Update DPTC setting for SMT

[EricKY Cheng (Code Review)]

EricKY Cheng has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/69830 )

Change subject: mb/google/skyrim/var/winterhold: Update DPTC setting for SMT
......................................................................

mb/google/skyrim/var/winterhold: Update DPTC setting for SMT

All parameters of DPTC_INPUT() need to be configured on devicetree
when SOC_AMD_COMMON_BLOCK_ACPI_DPTC is enble. The parameters without
configuations on devicetree would be 0 when SOC_AMD_COMMON_BLOCK_ACPI_DPTC
is enble.

BUG=b:232946420, b:258572474
TEST=emerge-skyrim coreboot

Signed-off-by: EricKY Cheng 
Change-Id: Ic1e7a46cac4119c7237d96a7bd0d23c8db028680
---
M src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
1 file changed, 26 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/30/69830/1

diff --git a/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb b/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
index 2078df8..f0c04ab 100644
--- a/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
+++ b/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
@@ -26,6 +26,14 @@
    register "stt_error_coeff" = "0x21"
    register "stt_error_rate_coefficient" = "0xCCD"

+	register "vrm_current_limit_mA"                  = "28000"
+	register "vrm_maximum_current_limit_mA"          = "50000"
+	register "vrm_soc_current_limit_mA"              = "10000"
+	# Throttle (e.g., Low/No Battery)
+	register "vrm_current_limit_throttle_mA"         = "20000"
+	register "vrm_maximum_current_limit_throttle_mA" = "20000"
+	register "vrm_soc_current_limit_throttle_mA"     = "10000"
+
    device domain 0 on
    	device ref gpp_bridge_a on  # Internal GPP Bridge 0 to Bus A
    		device ref xhci_1 on # XHCI1 controller