Change in coreboot[master]: soc/intel/tigerlake: Add known GPIO virtual wire information

Show replies by thread

1110
days inactive
1110
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Tim Wawrzynczak (Code Review)