Change in coreboot[master]: soc/intel/tigerlake: Enable TCSS XHCI device and define port aliases

Show replies by date

1600
days inactive
1603
days old

coreboot-gerrit@coreboot.org

2 comments
2 participants

Add to favorites

tags (0)
participants (2)
  • Duncan Laurie (Code Review)
  • Furquan Shaikh (Code Review)