Change in coreboot[master]: soc/skylake/fsp: enable PCIe Advanced Error Reporting (AER) by default

Show replies by thread

1587
days inactive
1679
days old

coreboot-gerrit@coreboot.org

17 comments
2 participants

Add to favorites Remove from favorites

tags (0)
participants (2)
  • Michael Niewöhner (Code Review)
  • Nico Huber (Code Review)