Attention is currently required from: Intel coreboot Reviewers, Jayvik Desai, Jérémy Compostella, Kapil Porwal, Pranava Y N, Sowmya Aralguppe, Wonkyu Kim.
Hello Intel coreboot Reviewers, Jayvik Desai, Jérémy Compostella, Kapil Porwal, Pranava Y N, Wonkyu Kim, build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/87089?usp=email
to look at the new patch set (#3).
The following approvals got outdated and were removed: Code-Review+1 by Jérémy Compostella, Code-Review+1 by Wonkyu Kim, Code-Review+2 by Kapil Porwal, Verified+1 by build bot (Jenkins)
The change is no longer submittable: Code-Review and Verified are unsatisfied now.
Change subject: mb/google/fatcat: Allow board-specific FSP-M UPD override ......................................................................
mb/google/fatcat: Allow board-specific FSP-M UPD override
This commit introduces a mechanism to allow mainboards to override the default FSP-M UPDs for Panther Lake.
- Adds `variant_update_soc_memory_init_params` as a weak function in `variants.h` and `romstage.c` for board-specific implementations. - In `romstage.c`, `mainboard_memory_init_params` now calls `variant_update_soc_memory_init_params` to apply board-specific overrides to the FSP-M UPDs.
This enables finer-grained control over memory initialization parameters at the variant level.
BUG=b:328770565 TEST=Able to build and boot google/fatcat.
Change-Id: I403bc4270ef526363defa6cd7d22741ad42a8a76 Signed-off-by: Subrata Banik subratabanik@google.com --- M src/mainboard/google/fatcat/romstage.c M src/mainboard/google/fatcat/variants/baseboard/include/baseboard/variants.h 2 files changed, 11 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/89/87089/3