Change in coreboot[master]: mb/google/brya: Fix chip driver and HID for Cr50 TPM

[Tim Wawrzynczak (Code Review)]

Tim Wawrzynczak has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/50920 )

Change subject: mb/google/brya: Fix chip driver and HID for Cr50 TPM
......................................................................

mb/google/brya: Fix chip driver and HID for Cr50 TPM

ChromeOS does not compile in CONFIG_OF, so PRP0001 will not successfully
register the device with its driver. Change to GOOG0005 to match other
ChromeOS devices with I2C-connected Cr50 TPM.

BUG=b:180657076
TEST=abuild

Change-Id: Ic1d4eb5e12ea7f7e693f1ffd3848e59668ac2deb
Signed-off-by: Tim Wawrzynczak 
---
M src/mainboard/google/brya/variants/baseboard/devicetree.cb
1 file changed, 2 insertions(+), 3 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/20/50920/1

diff --git a/src/mainboard/google/brya/variants/baseboard/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/devicetree.cb
index c992f4f..d82a9eb 100644
--- a/src/mainboard/google/brya/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/brya/variants/baseboard/devicetree.cb
@@ -107,9 +107,8 @@
    		end
    	end
    	device ref i2c3 on
-			chip drivers/i2c/generic
-				register "hid" = "ACPI_DT_NAMESPACE_HID"
-				register "compat_string" = ""google,cr50""
+			chip drivers/i2c/tpm
+				register "hid" = ""GOOG0005""
    			register "irq" = "ACPI_IRQ_EDGE_LOW(GPP_A13_IRQ)"
    			device i2c 50 on end
    		end