Change subject: cpu/intel/sandybridge: Put stage cache into TSEG
......................................................................
--
To view, visit
https://review.coreboot.org/23592
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: Ifd8f939416b1712f6e5c74f544a5828745f8c2f2
Gerrit-Change-Number: 23592
Gerrit-PatchSet: 4
Gerrit-Owner: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Fri, 23 Mar 2018 14:13:31 +0000
Gerrit-HasComments: No
Gerrit-HasLabels: Yes