Change in coreboot[master]: mainboard/intel/harcuvar: Remove hardcoded lapic 0 from devicetree.cb

[Mariusz Szafrański (Code Review)]

Attention is currently required from: Suresh Bellampalli, Vanessa Eusebio, Michal Motyl.
Mariusz Szafrański has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/57158 )

Change subject: mainboard/intel/harcuvar: Remove hardcoded lapic 0 from devicetree.cb
......................................................................

mainboard/intel/harcuvar: Remove hardcoded lapic 0 from devicetree.cb

This change follows other Intel SoCs common way to support SKUs with bsp lapic_id != 0
by removing hardcoded lapic 0 from devicetree.cb and allowing it`s detection at boottime.
It completes support for HCV/DNV after base SoC patch CB:57152

Change-Id: I88f60f64d2beb2768ec9833de582d7901f456b11
Signed-off-by: Mariusz Szafrański 
---
M src/mainboard/intel/harcuvar/devicetree.cb
1 file changed, 1 insertion(+), 3 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/58/57158/1

diff --git a/src/mainboard/intel/harcuvar/devicetree.cb b/src/mainboard/intel/harcuvar/devicetree.cb
index 57e25bc..78090ea 100644
--- a/src/mainboard/intel/harcuvar/devicetree.cb
+++ b/src/mainboard/intel/harcuvar/devicetree.cb
@@ -31,9 +31,7 @@
    register "ipc2" = "0x00000000" # IPC2
    register "ipc3" = "0x00000000" # IPC3

-	device cpu_cluster 0 on
-		device lapic 0 on end
-	end
+	device cpu_cluster 0 on	end

device domain 0 on
    	device pci 00.0 on end # Host Bridge