Change in coreboot[master]: soc/intel/tigerlake: Do initial SoC commit

[Subrata Banik (Code Review)]

Subrata Banik has uploaded a new patch set (#11) to the change originally created by Ravishankar Sarawadi. ( https://review.coreboot.org/c/coreboot/+/36087 )

Change subject: soc/intel/tigerlake: Do initial SoC commit
......................................................................

soc/intel/tigerlake: Do initial SoC commit

Clone entirely from Icelake
TOT commit: 7d9d63b79f331d6a9c613bce03d6e09ef8745bbe

List of changes on top off initial icelake clone
1. Replace "Icelake" with "Tigerlake"
2. Replace "icl" with "tgl"
3. Replace "icp" with "tgp"
4. Rename structure based on Icelake with Tigerlake
5. Remove and clean below files
   5.a Clean up upd override in fsp_params.c,
    will be added once FSP available.
   5.b Remove __weak functions from fsp_params.c
   5.c Remove dGPU over PCIE enable Kconfig option
6. Add CPU/PCH/SA EDS docuemnt number and chapter number

Tiger Lake specific changes will follow in subsequent patches.

"The External Design Specification (EDS) is not published yet. It comes
from an authoritative internal source.

The patch has been tested on real hardware."

Change-Id: Id95e2fa9b7a7c6b3b9233d2c438b25a6c4904bbb
Signed-off-by: Ravi Sarawadi 
Signed-off-by: Subrata Banik 
---
A src/soc/intel/tigerlake/Kconfig
A src/soc/intel/tigerlake/Makefile.inc
A src/soc/intel/tigerlake/acpi.c
A src/soc/intel/tigerlake/acpi/gpio.asl
A src/soc/intel/tigerlake/acpi/northbridge.asl
A src/soc/intel/tigerlake/acpi/pch_glan.asl
A src/soc/intel/tigerlake/acpi/pch_hda.asl
A src/soc/intel/tigerlake/acpi/pci_irqs.asl
A src/soc/intel/tigerlake/acpi/pcie.asl
A src/soc/intel/tigerlake/acpi/platform.asl
A src/soc/intel/tigerlake/acpi/scs.asl
A src/soc/intel/tigerlake/acpi/serialio.asl
A src/soc/intel/tigerlake/acpi/smbus.asl
A src/soc/intel/tigerlake/acpi/southbridge.asl
A src/soc/intel/tigerlake/acpi/xhci.asl
A src/soc/intel/tigerlake/bootblock/bootblock.c
A src/soc/intel/tigerlake/bootblock/cpu.c
A src/soc/intel/tigerlake/bootblock/pch.c
A src/soc/intel/tigerlake/bootblock/report_platform.c
A src/soc/intel/tigerlake/chip.c
A src/soc/intel/tigerlake/chip.h
A src/soc/intel/tigerlake/cpu.c
A src/soc/intel/tigerlake/elog.c
A src/soc/intel/tigerlake/espi.c
A src/soc/intel/tigerlake/finalize.c
A src/soc/intel/tigerlake/fsp_params.c
A src/soc/intel/tigerlake/gpio.c
A src/soc/intel/tigerlake/graphics.c
A src/soc/intel/tigerlake/gspi.c
A src/soc/intel/tigerlake/i2c.c
A src/soc/intel/tigerlake/include/soc/bootblock.h
A src/soc/intel/tigerlake/include/soc/cpu.h
A src/soc/intel/tigerlake/include/soc/ebda.h
A src/soc/intel/tigerlake/include/soc/espi.h
A src/soc/intel/tigerlake/include/soc/gpe.h
A src/soc/intel/tigerlake/include/soc/gpio.h
A src/soc/intel/tigerlake/include/soc/gpio_defs.h
A src/soc/intel/tigerlake/include/soc/gpio_soc_defs.h
A src/soc/intel/tigerlake/include/soc/iomap.h
A src/soc/intel/tigerlake/include/soc/irq.h
A src/soc/intel/tigerlake/include/soc/itss.h
A src/soc/intel/tigerlake/include/soc/msr.h
A src/soc/intel/tigerlake/include/soc/nvs.h
A src/soc/intel/tigerlake/include/soc/p2sb.h
A src/soc/intel/tigerlake/include/soc/pch.h
A src/soc/intel/tigerlake/include/soc/pci_devs.h
A src/soc/intel/tigerlake/include/soc/pcr_ids.h
A src/soc/intel/tigerlake/include/soc/pm.h
A src/soc/intel/tigerlake/include/soc/pmc.h
A src/soc/intel/tigerlake/include/soc/ramstage.h
A src/soc/intel/tigerlake/include/soc/romstage.h
A src/soc/intel/tigerlake/include/soc/serialio.h
A src/soc/intel/tigerlake/include/soc/smbus.h
A src/soc/intel/tigerlake/include/soc/smm.h
A src/soc/intel/tigerlake/include/soc/soc_chip.h
A src/soc/intel/tigerlake/include/soc/systemagent.h
A src/soc/intel/tigerlake/include/soc/usb.h
A src/soc/intel/tigerlake/lockdown.c
A src/soc/intel/tigerlake/memmap.c
A src/soc/intel/tigerlake/p2sb.c
A src/soc/intel/tigerlake/pmc.c
A src/soc/intel/tigerlake/pmutil.c
A src/soc/intel/tigerlake/reset.c
A src/soc/intel/tigerlake/romstage/Makefile.inc
A src/soc/intel/tigerlake/romstage/fsp_params.c
A src/soc/intel/tigerlake/romstage/romstage.c
A src/soc/intel/tigerlake/romstage/systemagent.c
A src/soc/intel/tigerlake/sd.c
A src/soc/intel/tigerlake/smihandler.c
A src/soc/intel/tigerlake/smmrelocate.c
A src/soc/intel/tigerlake/spi.c
A src/soc/intel/tigerlake/systemagent.c
A src/soc/intel/tigerlake/uart.c
73 files changed, 8,099 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/87/36087/11