Attention is currently required from: Sean Rhodes, Patrick Rudolph.
Arthur Heymans has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/62990 )
Change subject: drivers/smmstore: Enable 4KiB blocks in SMMSTORE
......................................................................
Patch Set 1:
(1 comment)
Patchset:
PS1:
Okay, so easy solution, make it a Kconfig option?
A user visibly one seems like a bad idea. You don't want things exposed that can be wrongly configured.
Even hidden ones selected by specific SPI drivers sounds messy and maybe even impossible as some vendors have chips that support 4K and 64K erase and there is no possibility to distinguish properly at a Kconfig level. I think the proper fix is to fix the payload, not to work around it in coreboot.
Can you not just top align the COREBOOT region in fmap and BIOS region in IFD to work around this?
--
To view, visit
https://review.coreboot.org/c/coreboot/+/62990
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ieeed9f5895b8ddde753ebf596b803e8f440d5b74
Gerrit-Change-Number: 62990
Gerrit-PatchSet: 1
Gerrit-Owner: Sean Rhodes
sean@starlabs.systems
Gerrit-Reviewer: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Patrick Rudolph
patrick.rudolph@9elements.com
Gerrit-Attention: Sean Rhodes
sean@starlabs.systems
Gerrit-Attention: Patrick Rudolph
patrick.rudolph@9elements.com
Gerrit-Attention: Patrick Rudolph
siro@das-labor.org
Gerrit-Comment-Date: Tue, 22 Mar 2022 12:58:43 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Sean Rhodes
sean@starlabs.systems
Comment-In-Reply-To: Arthur Heymans
arthur@aheymans.xyz
Gerrit-MessageType: comment