Attention is currently required from: Angel Pons, Patrick Rudolph.
Kyösti Mälkki has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/52815 )
Change subject: aopen/dxplplusu: Add early GPIO settings
......................................................................
Patch Set 1:
(1 comment)
File src/mainboard/aopen/dxplplusu/bootblock.c:
https://review.coreboot.org/c/coreboot/+/52815/comment/a1f3b77a_44dffc45
PS1, Line 13: #define PME_BASE 0xe00
Shouldn't this be reserved in the allocator?
Do we account for PNP fixed IO's in read_resources? This does fall into into the 0x0-0x1000 IO region the southbridge reserves.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/52815
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ib211e9c4b487fadec3d3487f9d745f44d8ca4579
Gerrit-Change-Number: 52815
Gerrit-PatchSet: 1
Gerrit-Owner: Kyösti Mälkki
kyosti.malkki@gmail.com
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@mailbox.org
Gerrit-Attention: Angel Pons
th3fanbus@gmail.com
Gerrit-Attention: Patrick Rudolph
siro@das-labor.org
Gerrit-Comment-Date: Fri, 07 May 2021 20:00:17 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Angel Pons
th3fanbus@gmail.com
Gerrit-MessageType: comment