Iru Cai has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/58188 )
Change subject: nb/intel/sandybridge: Populate meminfo when using MRC
......................................................................
Patch Set 6:
(1 comment)
Patchset:
PS6:
Um, this change doesn't touch native raminit at all.
I've just built two images for a Sandy Bridge board with "make BUILD_TIMELESS=1" on this commit and its parent commit, two images are identical.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/58188
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I15e00a01121150b778cfa684b9147d0cac97beb8
Gerrit-Change-Number: 58188
Gerrit-PatchSet: 6
Gerrit-Owner: Matt DeVillier
matt.devillier@gmail.com
Gerrit-Reviewer: Angel Pons
th3fanbus@gmail.com
Gerrit-Reviewer: Felix Held
felix-coreboot@felixheld.de
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Paul Menzel
paulepanter@mailbox.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Iru Cai
mytbk920423@gmail.com
Gerrit-CC: xin hua wang
xinhuawang0101@gmail.com
Gerrit-Comment-Date: Fri, 31 Dec 2021 01:48:06 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Angel Pons
th3fanbus@gmail.com
Comment-In-Reply-To: xin hua wang
xinhuawang0101@gmail.com
Gerrit-MessageType: comment